forked from SZV10X_Software/SZV103_FM33A0xxEV_SiZhu
blame | history | raw
jinlicong
2024-06-04 deaf3df8a987f5cff0ac85c9f6ee12589c2c93ce 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

ELF(@é4(wt@ºpGÀºpGµFHhÀ!ˆC


I`FhÀ!CI`I Fÿ÷þÿIpFx}!ÉHCI€½$@@BFJˆJCKZa"šaFi#CKa¿JiÂÒ*Ð"@*ôÐJiRRKa"šapGààFJxJCKZa"šaFi#CKa¿JiÂÒ*Ð"@*ôÐJiRRKa"šapGàà..\\Hardware\\DELAY\\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM__asm___7_delay_c_f6a9c549____REV16P9 ..\\Core\\Include\\core_cminstr.h‹..\\Hardware\\DELAY\\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM__asm___7_delay_c_f6a9c549____REVSHP9 ..\\Core\\Include\\core_cminstr.hš0ÿÿÿÿarmcc+|     


0ÿÿÿÿarmcc+|     


(ÿÿÿÿarmcc+| 8A~„Ž(ÿÿÿÿarmcc+| F(ÿÿÿÿarmcc+| FÜ


..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMü..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMYfac_usWYfac_msf..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM8?”delay_init8isysclkfrev"..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMF?™delay_msFimsvXtempvP"..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMF?™ delay_usFiusvXtempvP"<0 ..\Hardware\DELAY\delay.cd1 ..\Hardware\DELAY\delay.c,,,2x1 ..\Hardware\DELAY\delay.c&,&,x1 ..\Hardware\DELAY\delay.c &,&,}––8}P8TF}––PFQF}––PFQ__DATE__ "Jun  4 2024"__TIME__ "10:34:11"__STDC__ 1__STDC_VERSION__ 199901L__STDC_HOSTED__ 1__STDC_ISO_10646__ 200607__EDG__ 1__EDG_VERSION__ 407__EDG_SIZE_TYPE__ unsigned int__EDG_PTRDIFF_TYPE__ int__GNUC__ 4__GNUC_STDC_INLINE__ 1__GNUC_MINOR__ 7__GNUC_PATCHLEVEL__ 0__VERSION__ "4.7 (EDG gcc mode)"__CHAR16_TYPE__ unsigned short__CHAR32_TYPE__ unsigned int__USER_LABEL_PREFIX__ __CHAR_UNSIGNED__ 1__WCHAR_UNSIGNED__ 1__SIZE_TYPE__ unsigned int__PTRDIFF_TYPE__ int__WCHAR_TYPE__ unsigned short__WINT_TYPE__ unsigned short__INTMAX_TYPE__ long long__UINTMAX_TYPE__ unsigned long long__sizeof_int 4__sizeof_long 4__sizeof_ptr 4__ARMCC_VERSION 5060960__TARGET_CPU_CORTEX_M0 1__TARGET_FPU_SOFTVFP 1__TARGET_FPU_SOFTVFP 1__MICROLIB 1__UVISION_VERSION 538_RTE_ 1_RTE_ 1__VTOR_PRESENT 1__CC_ARM 1__arm 1__arm__ 1__TARGET_ARCH_6S_M 1__TARGET_ARCH_ARM 0__TARGET_ARCH_THUMB 3__TARGET_ARCH_A64 0__TARGET_ARCH_AARCH32 1__TARGET_PROFILE_M 1__TARGET_FEATURE_HALFWORD 1__TARGET_FEATURE_THUMB 1__TARGET_FEATURE_DMB 1__TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0__APCS_INTERWORK 1__thumb 1__thumb__ 1__t32__ 1__OPTIMISE_SPACE 1__OPTIMIZE_SIZE__ 1__OPTIMISE_LEVEL 0__SOFTFP__ 1ádelay_initádelay_msádelay_us!%.#$%__stdint_h __ARMCLIB_VERSION 5060044__INT64 __int64__INT64_C_SUFFIX__ ll__PASTE2(x,y) x ## y__PASTE(x,y) __PASTE2(x, y)__INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))__UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))__LONGLONG long long#__STDINT_DECLS %__CLIBNS,__CLIBNS sINT8_MIN -128tINT16_MIN -32768uINT32_MIN (~0x7fffffff)vINT64_MIN __INT64_C(~0x7fffffffffffffff)yINT8_MAX 127zINT16_MAX 32767{INT32_MAX 2147483647|INT64_MAX __INT64_C(9223372036854775807)UINT8_MAX 255€UINT16_MAX 65535UINT32_MAX 4294967295u‚UINT64_MAX __UINT64_C(18446744073709551615)‡INT_LEAST8_MIN -128ˆINT_LEAST16_MIN -32768‰INT_LEAST32_MIN (~0x7fffffff)ŠINT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)INT_LEAST8_MAX 127ŽINT_LEAST16_MAX 32767INT_LEAST32_MAX 2147483647INT_LEAST64_MAX __INT64_C(9223372036854775807)“UINT_LEAST8_MAX 255”UINT_LEAST16_MAX 65535•UINT_LEAST32_MAX 4294967295u–UINT_LEAST64_MAX __UINT64_C(18446744073709551615)›INT_FAST8_MIN (~0x7fffffff)œINT_FAST16_MIN (~0x7fffffff)INT_FAST32_MIN (~0x7fffffff)žINT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)¡INT_FAST8_MAX 2147483647¢INT_FAST16_MAX 2147483647£INT_FAST32_MAX 2147483647¤INT_FAST64_MAX __INT64_C(9223372036854775807)§UINT_FAST8_MAX 4294967295u¨UINT_FAST16_MAX 4294967295u©UINT_FAST32_MAX 4294967295uªUINT_FAST64_MAX __UINT64_C(18446744073709551615)²INTPTR_MIN INT32_MIN¹INTPTR_MAX INT32_MAXÀUINTPTR_MAX UINT32_MAXÆINTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)ÉINTMAX_MAX __ESCAPE__(9223372036854775807ll)ÌUINTMAX_MAX __ESCAPE__(18446744073709551615ull)ÕPTRDIFF_MIN INT32_MINÖPTRDIFF_MAX INT32_MAXÚSIG_ATOMIC_MIN (~0x7fffffff)ÛSIG_ATOMIC_MAX 2147483647áSIZE_MAX UINT32_MAXçWCHAR_MINèWCHAR_MAXîWCHAR_MIN 0ïWCHAR_MAX 65535óWINT_MIN (~0x7fffffff)ôWINT_MAX 2147483647ûINT8_C(x) (x)üINT16_C(x) (x)ýINT32_C(x) (x)þINT64_C(x) __INT64_C(x)€UINT8_C(x) (x ## u)UINT16_C(x) (x ## u)‚UINT32_C(x) (x ## u)ƒUINT64_C(x) __UINT64_C(x)†INTMAX_C(x) __ESCAPE__(x ## ll)‡UINTMAX_C(x) __ESCAPE__(x ## ull)²__INT64³__LONGLONGXO D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdint.htD:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdint.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]signed charshortintlong longunsigned charunsigned shortunsigned intunsigned long longPint8_t§8 Pint16_t¶9 Pint32_t¿: Pint64_tÆ; Puint8_tÓ> Puint16_tä? Puint32_tö@ Puint64_tA Pint_least8_t§G Pint_least16_t¶H Pint_least32_t¿I Pint_least64_tÆJ Puint_least8_tÓM Puint_least16_täN Puint_least32_töO Puint_least64_tP Pint_fast8_t¿U Pint_fast16_t¿V Pint_fast32_t¿W Pint_fast64_tÆX Puint_fast8_tö[ Puint_fast16_tö\ Puint_fast32_tö] Puint_fast64_t^ Pintptr_t¿e Puintptr_töf Pintmax_tÆj!Puintmax_tk!Pu8Óµ Pu16䶠Pu32ö· Puint8Ó¹ Puint16亠Puint32ö» '()'__CORE_CMINSTR_H <__NOP __nopD__WFI __wfiL__WFE __wfeS__SEV __sev\__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0)g__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0)r__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0)__REV __rev©__ROR __ror´__BKPT(value) __breakpoint(value)Ú__CLZ __clz@6 ..\Core\Include\core_cminstr.h(


..\Core\Include\core_cminstr.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM;¨Á9__RBITv$vvaluea__resultv\resultv\s9+,-'__CORE_CMFUNC_H @5 ..\Core\Include\core_cmfunc.h 


..\Core\Include\core_cmfunc.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM;¡@__get_CONTROLva__resultvY__regControlvP<ÚM__set_CONTROL$vcontrolY__regControlvP;”Z__get_IPSRva__resultvY__regIPSRvP;Îg__get_APSRva__resultvY__regAPSRvP;ˆt__get_xPSRva__resultvY__regXPSRvP;с__get_PSPva__resultvY__regProcessStackPointervP<šŽ__set_PSP$vtopOfProcStackY__regProcessStackPointervP;à›__get_MSPva__resultvY__regMainStackPointervP<¦¨__set_MSP$vtopOfMainStackY__regMainStackPointervP;çµ__get_PRIMASKva__resultvY__regPriMaskvP<¡Â__set_PRIMASK$vpriMaskY__regPriMaskvP/01 __CORE_CM0PLUS_H_GENERIC "@__CM0PLUS_CMSIS_VERSION_MAIN ( 5U)A__CM0PLUS_CMSIS_VERSION_SUB ( 0U)B__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB )E__CORTEX_M (0U)Q__ASM __asmR__INLINE __inlineS__STATIC_INLINE static __inlineT__NO_RETURN __declspec(noreturn)U__USED __attribute__((used))V__WEAK __attribute__((weak))W__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))Ÿ__FPU_USED 0UÆÇÒ__CORE_CM0PLUS_H_DEPENDANT ÿ__I volatile const__O volatile‚__IO volatile…__IM volatile const†__OM volatile‡__IOM volatile³APSR_N_Pos 31U´APSR_N_Msk (1UL << APSR_N_Pos)¶APSR_Z_Pos 30U·APSR_Z_Msk (1UL << APSR_Z_Pos)¹APSR_C_Pos 29UºAPSR_C_Msk (1UL << APSR_C_Pos)¼APSR_V_Pos 28U½APSR_V_Msk (1UL << APSR_V_Pos)ÎIPSR_ISR_Pos 0UÏIPSR_ISR_Msk (0x1FFUL )æxPSR_N_Pos 31UçxPSR_N_Msk (1UL << xPSR_N_Pos)éxPSR_Z_Pos 30UêxPSR_Z_Msk (1UL << xPSR_Z_Pos)ìxPSR_C_Pos 29UíxPSR_C_Msk (1UL << xPSR_C_Pos)ïxPSR_V_Pos 28UðxPSR_V_Msk (1UL << xPSR_V_Pos)òxPSR_T_Pos 24UóxPSR_T_Msk (1UL << xPSR_T_Pos)õxPSR_ISR_Pos 0UöxPSR_ISR_Msk (0x1FFUL )ˆCONTROL_SPSEL_Pos 1U‰CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)‹CONTROL_nPRIV_Pos 0UŒCONTROL_nPRIV_Msk (1UL )ÈSCB_CPUID_IMPLEMENTER_Pos 24UÉSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)ËSCB_CPUID_VARIANT_Pos 20UÌSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)ÎSCB_CPUID_ARCHITECTURE_Pos 16UÏSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)ÑSCB_CPUID_PARTNO_Pos 4UÒSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)ÔSCB_CPUID_REVISION_Pos 0UÕSCB_CPUID_REVISION_Msk (0xFUL )ØSCB_ICSR_NMIPENDSET_Pos 31UÙSCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)ÛSCB_ICSR_PENDSVSET_Pos 28UÜSCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)ÞSCB_ICSR_PENDSVCLR_Pos 27UßSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)áSCB_ICSR_PENDSTSET_Pos 26UâSCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)äSCB_ICSR_PENDSTCLR_Pos 25UåSCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)çSCB_ICSR_ISRPREEMPT_Pos 23UèSCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)êSCB_ICSR_ISRPENDING_Pos 22UëSCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)íSCB_ICSR_VECTPENDING_Pos 12UîSCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)ðSCB_ICSR_VECTACTIVE_Pos 0UñSCB_ICSR_VECTACTIVE_Msk (0x1FFUL )õSCB_VTOR_TBLOFF_Pos 8UöSCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)úSCB_AIRCR_VECTKEY_Pos 16UûSCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)ýSCB_AIRCR_VECTKEYSTAT_Pos 16UþSCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)€SCB_AIRCR_ENDIANESS_Pos 15USCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)ƒSCB_AIRCR_SYSRESETREQ_Pos 2U„SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)†SCB_AIRCR_VECTCLRACTIVE_Pos 1U‡SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)ŠSCB_SCR_SEVONPEND_Pos 4U‹SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)SCB_SCR_SLEEPDEEP_Pos 2UŽSCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)SCB_SCR_SLEEPONEXIT_Pos 1U‘SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)”SCB_CCR_STKALIGN_Pos 9U•SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)—SCB_CCR_UNALIGN_TRP_Pos 3U˜SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)›SCB_SHCSR_SVCALLPENDED_Pos 15UœSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)´SysTick_CTRL_COUNTFLAG_Pos 16UµSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)·SysTick_CTRL_CLKSOURCE_Pos 2U¸SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)ºSysTick_CTRL_TICKINT_Pos 1U»SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)½SysTick_CTRL_ENABLE_Pos 0U¾SysTick_CTRL_ENABLE_Msk (1UL )ÁSysTick_LOAD_RELOAD_Pos 0UÂSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )ÅSysTick_VAL_CURRENT_Pos 0UÆSysTick_VAL_CURRENT_Msk (0xFFFFFFUL )ÉSysTick_CALIB_NOREF_Pos 31UÊSysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)ÌSysTick_CALIB_SKEW_Pos 30UÍSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)ÏSysTick_CALIB_TENMS_Pos 0UÐSysTick_CALIB_TENMS_Msk (0xFFFFFFUL )éMPU_TYPE_IREGION_Pos 16UêMPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)ìMPU_TYPE_DREGION_Pos 8UíMPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)ïMPU_TYPE_SEPARATE_Pos 0UðMPU_TYPE_SEPARATE_Msk (1UL )óMPU_CTRL_PRIVDEFENA_Pos 2UôMPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)öMPU_CTRL_HFNMIENA_Pos 1U÷MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)ùMPU_CTRL_ENABLE_Pos 0UúMPU_CTRL_ENABLE_Msk (1UL )ýMPU_RNR_REGION_Pos 0UþMPU_RNR_REGION_Msk (0xFFUL )MPU_RBAR_ADDR_Pos 8U‚MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)„MPU_RBAR_VALID_Pos 4U…MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)‡MPU_RBAR_REGION_Pos 0UˆMPU_RBAR_REGION_Msk (0xFUL )‹MPU_RASR_ATTRS_Pos 16UŒMPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)ŽMPU_RASR_XN_Pos 28UMPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)‘MPU_RASR_AP_Pos 24U’MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)”MPU_RASR_TEX_Pos 19U•MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)—MPU_RASR_S_Pos 18U˜MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)šMPU_RASR_C_Pos 17U›MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)MPU_RASR_B_Pos 16UžMPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) MPU_RASR_SRD_Pos 8U¡MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)£MPU_RASR_SIZE_Pos 1U¤MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)¦MPU_RASR_ENABLE_Pos 0U§MPU_RASR_ENABLE_Msk (1UL )Ä_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)Ì_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)ÙSCS_BASE (0xE000E000UL)ÚSysTick_BASE (SCS_BASE + 0x0010UL)ÛNVIC_BASE (SCS_BASE + 0x0100UL)ÜSCB_BASE (SCS_BASE + 0x0D00UL)ÞSCB ((SCB_Type *) SCB_BASE )ßSysTick ((SysTick_Type *) SysTick_BASE )àNVIC ((NVIC_Type *) NVIC_BASE )ãMPU_BASE (SCS_BASE + 0x0D90UL)äMPU ((MPU_Type *) MPU_BASE )‚_BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)ƒ_SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )„_IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) • ..\Core\Include\D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\core_cm0plus.hstdint.hcore_cminstr.hcore_cmfunc.hÐ


..\Core\Include\core_cm0plus.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM*¶!_reserved0v#!Vv#!Cv#!Zv#!Nv#SÉbâwvPAPSR_Type6°*‡!ISRv#    !_reserved0v#Sšb[wvPIPSR_Type‡Ë*µ!ISRv#    !_reserved0v#!Tv#!_reserved1v#!Vv#!Cv#!Zv#!Nv#SÈb¬wvPxPSR_Type5ã*š!nPRIVv#!SPSELv#!_reserved1v#S­bZwvPCONTROL_Typeš…* ÐÂISERÇ#çvRESERVED0Ü#ÂICERø#€™vRSERVED1#„³ÂISPR*#€ËvRESERVED2@#„æÂICPR]#€þvRESERVED3s#„›v?RESERVED4#€¶ÂIP­#€tvPNVIC_Type§*Û(CPUIDa#ICSRÂ#VTORÂ#AIRCRÂ#SCRÂ#CCRÂ#RESERVED1v#ÂÂSHP9#SHCSRÂ#$vt[PSCB_TypeÚÅ*«    CTRLÂ#LOADÂ#VALÂ#CALIBa#PSysTick_Typev±*€


TYPEa#CTRLÂ#RNRÂ#RBARÂ#RASRÂ#PMPU_TypeÀæ<´


NVIC_EnableIRQ$JIRQn<Ø


œNVIC_DisableIRQ$JIRQn;”­NVIC_GetPendingIRQv$JIRQna__resultv<»ÀNVIC_SetPendingIRQ$JIRQn<äÏNVIC_ClearPendingIRQ$JIRQn<˜áNVIC_SetPriority$JIRQn$vpriority;ÒùNVIC_GetPriorityv$JIRQna__resultv<ì‹NVIC_SystemReset;™ ¬SCB_GetFPUTypeva__resultv;Ò ËSysTick_Configv$vticksa__resultv3456__stdio_h __ARMCLIB_VERSION 5060044"_ARMABI __declspec(__nothrow)%__STDIO_DECLS '__CLIBNS-__CLIBNS <NULL=NULL 0g_SYS_OPEN 16¥stdin (&__CLIBNS __stdin)§stdout (&__CLIBNS __stdout)©stderr (&__CLIBNS __stderr)¬_IOFBF 0x100­_IOLBF 0x200®_IONBF 0x400±BUFSIZ (512)³FOPEN_MAX _SYS_OPEN¹FILENAME_MAX 256¾L_tmpnam FILENAME_MAXÄTMP_MAX 256ÌEOF (-1)ÒSEEK_SET 0ÓSEEK_CUR 1ÔSEEK_END 2Ú_IOBIN 0x04Ü__STDIN_BUFSIZ (64)Ý__STDOUT_BUFSIZ (64)Þ__STDERR_BUFSIZ (16)¿getchar() getc(stdin)àputchar(c) putc(c, stdout)XN D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdio.hÔD:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdio.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]unsigned intunsigned long longPsize_t¦5P__va_list F*’__state1¦#__state2¦#)Å__fpos_t_struct__pos¶#__mbstateí#Pfpos_ta-__FILEPFILESlq__stdin[q__stdout[q__stderr["[q__aeabi_stdin“q__aeabi_stdout“q__aeabi_stderr“lØg__stdinu__stdout„__stderr—__aeabi_stdin«__aeabi_stdoutÀ__aeabi_stderr89:$FM33A0XXEV_H .__RCHF_INITIAL_CLOCK (8000000)/__RCMF_CLOCK (2000000)0__RCLP_CLOCK (32000)1__XTLF_CLOCK (32768)n__CM0_REV 0x0100o__MPU_PRESENT 1p__VTOR_PRESENT 1q__NVIC_PRIO_BITS 2r__Vendor_SysTickConfig 0uv¿FLASH_BASE (( uint32_t)0x00000000)ÀSRAM_BASE (( uint32_t)0x20000000)ÁPERIPH_BASE (( uint32_t)0x40000000)ÊPMU_BASE (PERIPH_BASE +0x00002000)ËDBG_BASE (PERIPH_BASE +0x00000000)ÌFLS_BASE (PERIPH_BASE +0x00001000)ÍRMU_BASE (PERIPH_BASE +0x00002800)ÎIWDT_BASE (PERIPH_BASE +0x00011400)ÏWWDT_BASE (PERIPH_BASE +0x00011800)ÐCMU_BASE (PERIPH_BASE +0x00002400)ÑCDIF_BASE (PERIPH_BASE +0x0001E000)ÒVRTC_BASE (PERIPH_BASE +0x0001F800)ÓSVD_BASE (PERIPH_BASE +0x00012800)ÔAES_BASE (PERIPH_BASE +0x00013800)ÕPAE_BASE (PERIPH_BASE +0x00001400)ÖHASH_BASE (PERIPH_BASE +0x00001800)×RNG_BASE (PERIPH_BASE +0x00013C00)ØCOMP_BASE (PERIPH_BASE +0x00015400)ÙI2C0_BASE (PERIPH_BASE +0x00012400)ÚI2C1_BASE (PERIPH_BASE +0x00015000)ÛUARTIR_BASE (PERIPH_BASE +0x00017C00)ÜUART0_BASE (PERIPH_BASE +0x00012000)ÝUART1_BASE (PERIPH_BASE +0x00016800)ÞUART2_BASE (PERIPH_BASE +0x00016C00)ßUART3_BASE (PERIPH_BASE +0x00017000)àUART4_BASE (PERIPH_BASE +0x00017400)áUART5_BASE (PERIPH_BASE +0x00017800)âLPUART0_BASE (PERIPH_BASE +0x00014000)ãLPUART1_BASE (PERIPH_BASE +0x00014400)äSPI0_BASE (PERIPH_BASE +0x00010400)åSPI1_BASE (PERIPH_BASE +0x00010800)æSPI2_BASE (PERIPH_BASE +0x00014800)çSPI3_BASE (PERIPH_BASE +0x00014C00)èSPI4_BASE (PERIPH_BASE +0x00016400)éU7816_BASE (PERIPH_BASE +0x00011C00)êQSPI_BASE (PERIPH_BASE +0x00000800)ëDMA_BASE (PERIPH_BASE +0x00000400)ìCRC_BASE (PERIPH_BASE +0x00010000)íBT1_BASE (PERIPH_BASE +0x00013000)îBT2_BASE (PERIPH_BASE +0x00013044)ïET1_BASE (PERIPH_BASE +0x00013090)ðET2_BASE (PERIPH_BASE +0x000130B0)ñET3_BASE (PERIPH_BASE +0x000130D0)òET4_BASE (PERIPH_BASE +0x000130F0)óETCNT_BASE (PERIPH_BASE +0x00013110)ôBSTIM_BASE (PERIPH_BASE +0x00016000)õLPTIM_BASE (PERIPH_BASE +0x00013400)öRTC_BASE (PERIPH_BASE +0x00011000)÷LCD_BASE (PERIPH_BASE +0x00010C00)øADC_BASE (PERIPH_BASE +0x0001FA00)ùCIC_BASE (PERIPH_BASE +0x00015C00)úGPIOA_BASE (PERIPH_BASE +0x00000C00)ûGPIOB_BASE (PERIPH_BASE +0x00000C40)üGPIOC_BASE (PERIPH_BASE +0x00000C80)ýGPIOD_BASE (PERIPH_BASE +0x00000CC0)þGPIOE_BASE (PERIPH_BASE +0x00000D00)ÿGPIOF_BASE (PERIPH_BASE +0x00000D40)€GPIOG_BASE (PERIPH_BASE +0x00000D80)GPIOH_BASE (PERIPH_BASE +0x0001FC00)‚GPIO_BASE (PERIPH_BASE +0x00000DC0)ˆPMU ((PMU_Type *) PMU_BASE )‰DBG ((DBG_Type *) DBG_BASE )ŠFLS ((FLS_Type *) FLS_BASE )‹RMU ((RMU_Type *) RMU_BASE )ŒIWDT ((IWDT_Type *) IWDT_BASE )WWDT ((WWDT_Type *) WWDT_BASE )ŽCMU ((CMU_Type *) CMU_BASE )CDIF ((CDIF_Type *) CDIF_BASE )VRTC ((VRTC_Type *) VRTC_BASE )‘SVD ((SVD_Type *) SVD_BASE )’AES ((AES_Type *) AES_BASE )“PAE ((PAE_Type *) PAE_BASE )”HASH ((HASH_Type *) HASH_BASE )•RNG ((RNG_Type *) RNG_BASE )–COMP ((COMP_Type *) COMP_BASE )—I2C0 ((I2C_Type *) I2C0_BASE )˜I2C1 ((I2C_Type *) I2C1_BASE )™UARTIR ((UARTIR_Type *) UARTIR_BASE )šUART0 ((UART_Type *) UART0_BASE )›UART1 ((UART_Type *) UART1_BASE )œUART2 ((UART_Type *) UART2_BASE )UART3 ((UART_Type *) UART3_BASE )žUART4 ((UART_Type *) UART4_BASE )ŸUART5 ((UART_Type *) UART5_BASE ) LPUART0 ((LPUART_Type *) LPUART0_BASE )¡LPUART1 ((LPUART_Type *) LPUART1_BASE )¢SPI0 ((SPI_Type *) SPI0_BASE )£SPI1 ((SPI_Type *) SPI1_BASE )¤SPI2 ((SPI_Type *) SPI2_BASE )¥SPI3 ((SPI_Type *) SPI3_BASE )¦SPI4 ((SPI_Type *) SPI4_BASE )§U7816 ((U7816_Type *) U7816_BASE )¨QSPI ((QSPI_Type *) QSPI_BASE )©DMA ((DMA_Type *) DMA_BASE )ªCRC ((CRC_Type *) CRC_BASE )«BT1 ((BT_Type *) BT1_BASE )¬BT2 ((BT_Type *) BT2_BASE )­ET1 ((ET_Type *) ET1_BASE )®ET2 ((ET_Type *) ET2_BASE )¯ET3 ((ET_Type *) ET3_BASE )°ET4 ((ET_Type *) ET4_BASE )±ETCNT ((ETCNT_Type *) ETCNT_BASE )²BSTIM ((BSTIM_Type *) BSTIM_BASE )³LPTIM ((LPTIM_Type *) LPTIM_BASE )´RTC ((RTC_Type *) RTC_BASE )µLCD ((LCD_Type *) LCD_BASE )¶ADC ((ADC_Type *) ADC_BASE )·CIC ((CIC_Type *) CIC_BASE )¸GPIOA ((GPIO_Type *) GPIOA_BASE )¹GPIOB ((GPIO_Type *) GPIOB_BASE )ºGPIOC ((GPIO_Type *) GPIOC_BASE )»GPIOD ((GPIO_Type *) GPIOD_BASE )¼GPIOE ((GPIO_Type *) GPIOE_BASE )½GPIOF ((GPIO_Type *) GPIOF_BASE )¾GPIOG ((GPIO_Type *) GPIOG_BASE )¿GPIOH ((GPIOH_Type *) GPIOH_BASE )ÀGPIO ((GPIO_COMMON_Type *) GPIO_BASE )h] ..\Core\Include\FM33A0XXEV.hcore_cm0plus.hsystem_FM33A0XXEV.hÐ


..\Core\Include\FM33A0XXEV.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMõRESETSETPFlagStatusà*(PITStatusà*4±DISABLEENABLEPFunState+/ÖFAILPASSPErrorStatusA,'ÊReset_IRQnqNMI_IRQnrHardFault_IRQnsSVC_IRQn{PendSV_IRQn~SysTick_IRQnWWDT_IRQnSVD_IRQnRTC_IRQnFLASH_IRQnCMU_IRQnADC_IRQnSPI0_IRQnSPI1_IRQnSPI2_IRQnUART0_IRQn    UART1_IRQn


UART2_IRQnUART3_IRQnUART4_IRQn UART5_IRQnU7816_IRQnLPUART0_IRQnI2Cx_IRQnRSV_IRQnCRYPTO_IRQnLPTIM_IRQnDMA_IRQnWKUPx_IRQnCOMP_IRQnBTx_IRQnQSPI_IRQnETx_IRQnBSTIM_IRQnSPI3_IRQnSPI4_IRQnGPIO_IRQnLPUART1_IRQnPIRQn_Typeib*˜CR˜#WKTR˜#WKFR˜#IER˜#ISR˜#tvPPMU_Type[œ*ÖRSV1˜#CR˜#HDFR˜#PDBG_Type¯¨*¤    XRDCR˜#PFCR˜#OPTBRª#™˜RSV1#EPCR˜#KEY˜#IER˜#ISR˜# Û˜RSV2R#$ACLOCK1˜#HACLOCK2˜#LACLOCK3˜#PACLOCK4˜#Tvt¤PFLS_Typeç¾*Á


$PDRCR˜#BORCR˜#RSTCFGR˜#SOFTRST˜#RSR˜#PRSTEN˜#AHBRST˜#APBRST1˜#APBRST2˜# PRMU_Type¿Ð*û


SERV˜#CFGR˜#CNTRª#PIWDT_TypeRÜ*ÖCR˜#CFGR˜#CNTRª#IER˜#ISR˜#PSCRª#PWWDT_Typeë*± 8SYSCLKCR˜#RCHFCR˜#RCHFTR˜#PLLLCR˜#PLLHCR˜#XTHFCR˜#IER˜#ISR˜#PCLKCR1˜# PCLKCR2˜#$PCLKCR3˜#(PCLKCR4˜#,OPCCR1˜#0OPCCR2˜#4PCMU_Typeè‚*Ý CR˜#PSCR˜#PCDIF_TypeÂŒ*÷0PDRCR˜#‰˜RSV1#RCMFCR˜#RCLPCR˜#RCLPTR˜#XTLFCR˜# ADCCR˜#$LFDIER˜#(LFDISR˜#,PVRTC_Typeïž*ÅCFGR˜#CR˜#IER˜#ISR˜#VSR˜#PSVD_Type‰¬*ÉTCR˜#IER˜#ISR˜#DIR˜#DORª#KEY0˜#KEY1˜#KEY2˜#KEY3˜# KEY4˜#$KEY5˜#(KEY6˜#,KEY7˜#0IVR0˜#4IVR1˜#8IVR2˜#<IVR3˜#@H0˜#DH1˜#HH2˜#LH3˜#PPAES_TypeÖÊ*À CSR˜#MLR˜#MPR˜#M0CFG˜#M1CFG˜#M2CFG˜#M3CFG˜#WORD˜#PPAE_TypeÚÛ*ìCSR˜#DTR˜#PHASH_TypeQ    æ*â CR˜#DORª# ˜RSV1—    #SR˜#CRC_CR˜#CRC_DIR˜#CRC_SR˜#PRNG_Type~    ö*¯CR1˜#CR2˜#ICR˜#ISR˜#PCR˜#PCOMP_Typeó    „*ª$CFGR˜#CR˜#IER˜#ISR˜#SR˜#BRG˜#BUF˜#TIMING˜#TO˜# PI2C_TypeA


–*ÊCR˜#PUARTIR_Type»


 *µCSR˜#IER˜#ISR˜#TODR˜#RXBUFª#TXBUF˜#BGR˜#PUART_TypeÞ


°*CSR˜#IER˜#ISR˜#BMR˜#RXBUF˜#TXBUF˜#DMR˜#PLPUART_TypeGÀ*‡CR1˜#CR2˜#CR3˜#IER˜#ISR˜#TXBUF˜#RXBUFª#PSPI_Type±Ð*„$CR˜#FFR˜#EGTR˜#PSC˜#BGR˜#RXBUFª#TXBUF˜#IER˜#ISR˜# PU7816_Typeâ*¤0CR˜#CFG˜#SR˜#DATALEN˜#CCR˜#ADDR˜#ABR˜#DR˜#SMSK˜# SMAT˜#$PITV˜#(TO˜#,PQSPI_Type—÷*—¸GCR˜#CH0CR˜#CH0MAR˜#CH1CR˜#CH1MAR˜#CH2CR˜#CH2MAR˜#CH3CR˜#CH3MAR˜# CH4CR˜#$CH4MAR˜#(CH5CR˜#,CH5MAR˜#0CH6CR˜#4CH6MAR˜#8CH7CR˜#<CH7MAR˜#@CH8CR˜#DCH8MAR˜#HCH9CR˜#LCH9MAR˜#PCH10CR˜#TCH10MAR˜#XCH11CR˜#\CH11FAR˜#`CH11RAR˜#dISR˜#h±˜$RSV1¨#lCH0CSR˜#€CH0MASR˜#„CH1CSR˜#ˆCH1MASR˜#ŒCH2CSR˜#CH2MASR˜#”CH3CSR˜#˜CH3MASR˜#œCH4CSR˜# CH4MASR˜#¤CH5CSR˜#¨CH5MASR˜#¬CH6CSR˜#°CH6MASR˜#´PDMA_Type6 ª*ù DR˜#CR˜#LFSR˜#XOR˜#à˜RSV1×#POLY˜#PCRC_Type¨¹*à!DCR1˜#CR2˜#CFGR1˜#CFGR2˜#PRES˜#LOADCR˜#CNTLª#CNTHª#PRESET˜# LOADL˜#$LOADH˜#(CMPL˜#,CMPH˜#0OUTCNT˜#4OCR˜#8IER˜#<ISR˜#@PBT_Type


Ó*Ò" CR˜#INSR˜#PSCR1˜#PSCR2˜#IVR˜#CMPR˜#IER˜#ISR˜#PET_Typeðä*—#CNT1˜#CNT2˜#CNT3˜#CNT4˜#PETCNT_Typebï*ª$0CR1˜#CR2˜#RSV1˜#IER˜#ISR˜#EGR˜#ú#˜RSV2ñ#CNTR˜#$PSCR˜#(ARR˜#,PBSTIM_Typeª*Í%0CFGR˜#CNTRª#CCSR˜#ARR˜#IER˜#ISR˜#CR˜#RSV1˜#CCR1˜# CCR2˜#$CCR3˜#(CCR4˜#,PLPTIM_Type=–*š(€WER˜#IER˜#ISR˜#BCDSEC˜#BCDMIN˜#BCDHOUR˜#BCDDATE˜#BCDWEEK˜#BCDMONTH˜# BCDYEAR˜#$ALARM˜#(TMSEL˜#,ADJUST˜#0ADSIGN˜#4VCAL˜#8MSCNT˜#<CALSTEP˜#@ADCNTª#DSSRª#HSSA˜#LDTR˜#Pƒ(˜    RSV1ú#TCR˜#|PRTC_Typeà¶*á*`CR˜#TEST˜#FCR˜#FLKT˜#RSV1˜#IER˜#ISR˜#‡)˜RSV2~#DATA0˜#$DATA1˜#(DATA2˜#,DATA3˜#0DATA4˜#4DATA5˜#8DATA6˜#<DATA7˜#@DATA8˜#DDATA9˜#Hž*˜RSV3#LCOMEN˜#PSEGEN0˜#TSEGEN1˜#XBSTCR˜#\PLCD_Type+Õ*®+CR˜#TRIM˜#DRª#ISR˜#CFGR˜#PADC_Typerã*ù+DRª#OS˜#USDRª#CR˜#ISR˜#PCIC_Type¿ñ*-,INEN˜#PUEN˜#ODEN˜#FCR˜#DO˜#DSET˜#DRST˜#DINª#DFS˜# RSV˜#$ANEN˜#(PGPIO_Type


…*Ü-INEN˜#PUEN˜#FCR˜#DO˜#DIN˜#PGPIOH_TypeŸ’*¶/ÄEXTISEL0˜#EXTISEL1˜#EXTIEDS0˜#EXTIEDS1˜#EXTIDF˜#EXTIISR˜#EXTIDIª#è.˜RSV1_#FOUTSEL˜#@IOMCR˜#D™/˜=RSV2#HPINWKEN˜#ÀPGPIO_COMMON_Typeï¦<=>?(SYSTEM_FM33A0XXEV_H 234O__SYSTEM_CLOCK (8000000)PDELAY_US (__SYSTEM_CLOCK/1000000)QDELAY_MS (__SYSTEM_CLOCK/1000)TDo_DelayStart() { uint32_t LastTick = SysTick->VAL; do {WWhile_DelayMsEnd(Count) }while(((LastTick - SysTick->VAL)&0xFFFFFF)<DELAY_MS*Count); }ZWhile_DelayUsEnd(Count) }while(((LastTick - SysTick->VAL)&0xFFFFFF)<DELAY_US*Count); }œ’ ..\Core\Include\D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\system_FM33A0XXEV.hstdint.hstdio.hFM33A0XXEV.h


..\Core\Include\system_FM33A0XXEV.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMqSystemCoreClockv"çSystemCoreClockABC__FM33A0XXEV_CMU_H HXVAR(object,addr) (*((object *) (addr)))const_rchf_Trim8 HXVAR( uint32_t, 0x1FFFFB40 )const_rchf_Trim16 HXVAR( uint32_t, 0x1FFFFB3C )const_rchf_Trim24 HXVAR( uint32_t, 0x1FFFFB38 )const_rchf_Trim32 HXVAR( uint32_t, 0x1FFFFB34)!__XTHF_CLOCK (12000000)RCMU_SYSCLKCR_SLP_ENEXTI_Pos 25SCMU_SYSCLKCR_SLP_ENEXTI_Msk (0x1U << CMU_SYSCLKCR_SLP_ENEXTI_Pos)UCMU_SYSCLKCR_APBPRES_Pos 16[CMU_SYSCLKCR_APBPRES_Msk (0x7U << CMU_SYSCLKCR_APBPRES_Pos)\CMU_SYSCLKCR_APBPRES_DIV1 (0x0U << CMU_SYSCLKCR_APBPRES_Pos)]CMU_SYSCLKCR_APBPRES_DIV2 (0x4U << CMU_SYSCLKCR_APBPRES_Pos)^CMU_SYSCLKCR_APBPRES_DIV4 (0x5U << CMU_SYSCLKCR_APBPRES_Pos)_CMU_SYSCLKCR_APBPRES_DIV8 (0x6U << CMU_SYSCLKCR_APBPRES_Pos)`CMU_SYSCLKCR_APBPRES_DIV16 (0x7U << CMU_SYSCLKCR_APBPRES_Pos)bCMU_SYSCLKCR_AHBPRES_Pos 8hCMU_SYSCLKCR_AHBPRES_Msk (0x7U << CMU_SYSCLKCR_AHBPRES_Pos)iCMU_SYSCLKCR_AHBPRES_DIV1 (0x0U << CMU_SYSCLKCR_AHBPRES_Pos)jCMU_SYSCLKCR_AHBPRES_DIV2 (0x4U << CMU_SYSCLKCR_AHBPRES_Pos)kCMU_SYSCLKCR_AHBPRES_DIV4 (0x5U << CMU_SYSCLKCR_AHBPRES_Pos)lCMU_SYSCLKCR_AHBPRES_DIV8 (0x6U << CMU_SYSCLKCR_AHBPRES_Pos)mCMU_SYSCLKCR_AHBPRES_DIV16 (0x7U << CMU_SYSCLKCR_AHBPRES_Pos)oCMU_SYSCLKCR_STCLKSEL_Pos 6tCMU_SYSCLKCR_STCLKSEL_Msk (0x3U << CMU_SYSCLKCR_STCLKSEL_Pos)uCMU_SYSCLKCR_STCLKSEL_SCLK (0x0U << CMU_SYSCLKCR_STCLKSEL_Pos)vCMU_SYSCLKCR_STCLKSEL_LSCLK (0x1U << CMU_SYSCLKCR_STCLKSEL_Pos)wCMU_SYSCLKCR_STCLKSEL_RC4M (0x2U << CMU_SYSCLKCR_STCLKSEL_Pos)xCMU_SYSCLKCR_STCLKSEL_SYSCLK (0x3U << CMU_SYSCLKCR_STCLKSEL_Pos)zCMU_SYSCLKCR_SYSCLKSEL_Pos 0{CMU_SYSCLKCR_SYSCLKSEL_Msk (0x7U << CMU_SYSCLKCR_SYSCLKSEL_Pos)|CMU_SYSCLKCR_SYSCLKSEL_RCHF (0x0U << CMU_SYSCLKCR_SYSCLKSEL_Pos)}CMU_SYSCLKCR_SYSCLKSEL_XTHF (0x1U << CMU_SYSCLKCR_SYSCLKSEL_Pos)~CMU_SYSCLKCR_SYSCLKSEL_PLL_H (0x2U << CMU_SYSCLKCR_SYSCLKSEL_Pos)CMU_SYSCLKCR_SYSCLKSEL_LSCLK (0x3U << CMU_SYSCLKCR_SYSCLKSEL_Pos)CMU_RCHFCR_FSEL_Pos 16ˆCMU_RCHFCR_FSEL_Msk (0xfU << CMU_RCHFCR_FSEL_Pos)‰CMU_RCHFCR_FSEL_8MHZ (0x0U << CMU_RCHFCR_FSEL_Pos)ŠCMU_RCHFCR_FSEL_16MHZ (0x1U << CMU_RCHFCR_FSEL_Pos)‹CMU_RCHFCR_FSEL_24MHZ (0x2U << CMU_RCHFCR_FSEL_Pos)ŒCMU_RCHFCR_FSEL_32MHZ (0x3U << CMU_RCHFCR_FSEL_Pos)ŽCMU_RCHFCR_RCHFEN_Pos 0‘CMU_RCHFCR_RCHFEN_Msk (0x1U << CMU_RCHFCR_RCHFEN_Pos)•CMU_RCHFTR_RCHFTRIM_Pos 0˜CMU_RCHFTR_RCHFTRIM_Msk (0xffU << CMU_RCHFTR_RCHFTRIM_Pos)šCMU_PLLLCR_PLLDB_Pos 16›CMU_PLLLCR_PLLDB_Msk (0x3ffU << CMU_PLLLCR_PLLDB_Pos)CMU_PLLLCR_LOCKED_Pos 7žCMU_PLLLCR_LOCKED_Msk (0x1U << CMU_PLLLCR_LOCKED_Pos) CMU_PLLLCR_PLLEN_Pos 0£CMU_PLLLCR_PLLEN_Msk (0x1U << CMU_PLLLCR_PLLEN_Pos)¥CMU_PLLHCR_PLLHDB_Pos 16¨CMU_PLLHCR_PLLHDB_Msk (0x3ffU << CMU_PLLHCR_PLLHDB_Pos)©CMU_PLLHCR_PLLHDB_X32 (0x1fU << CMU_PLLHCR_PLLHDB_Pos)ªCMU_PLLHCR_PLLHDB_X48 (0x2fU << CMU_PLLHCR_PLLHDB_Pos)«CMU_PLLHCR_PLLHDB_X64 (0x3fU << CMU_PLLHCR_PLLHDB_Pos)­CMU_PLLHCR_LOCKED_Pos 7°CMU_PLLHCR_LOCKED_Msk (0x1U << CMU_PLLHCR_LOCKED_Pos)²CMU_PLLHCR_REFPRSC_Pos 4»CMU_PLLHCR_REFPRSC_Msk (0x7U << CMU_PLLHCR_REFPRSC_Pos)¼CMU_PLLHCR_REFPRSC_DIV1 (0x0U << CMU_PLLHCR_REFPRSC_Pos)½CMU_PLLHCR_REFPRSC_DIV2 (0x1U << CMU_PLLHCR_REFPRSC_Pos)¾CMU_PLLHCR_REFPRSC_DIV4 (0x2U << CMU_PLLHCR_REFPRSC_Pos)¿CMU_PLLHCR_REFPRSC_DIV8 (0x3U << CMU_PLLHCR_REFPRSC_Pos)ÀCMU_PLLHCR_REFPRSC_DIV12 (0x4U << CMU_PLLHCR_REFPRSC_Pos)ÁCMU_PLLHCR_REFPRSC_DIV16 (0x5U << CMU_PLLHCR_REFPRSC_Pos)ÂCMU_PLLHCR_REFPRSC_DIV24 (0x6U << CMU_PLLHCR_REFPRSC_Pos)ÃCMU_PLLHCR_REFPRSC_DIV32 (0x7U << CMU_PLLHCR_REFPRSC_Pos)ÅCMU_PLLHCR_OSEL_Pos 3ÈCMU_PLLHCR_OSEL_Msk (0x1U << CMU_PLLHCR_OSEL_Pos)ÉCMU_PLLHCR_OSEL_X1 (0x0U << CMU_PLLHCR_OSEL_Pos)ÊCMU_PLLHCR_OSEL_X2 (0x1U << CMU_PLLHCR_OSEL_Pos)ÌCMU_PLLHCR_INSEL_Pos 1ÏCMU_PLLHCR_INSEL_Msk (0x1U << CMU_PLLHCR_INSEL_Pos)ÐCMU_PLLHCR_INSEL_RCHF (0x0U << CMU_PLLHCR_INSEL_Pos)ÑCMU_PLLHCR_INSEL_XTHF (0x1U << CMU_PLLHCR_INSEL_Pos)ÓCMU_PLLHCR_EN_Pos 0ÖCMU_PLLHCR_EN_Msk (0x1U << CMU_PLLHCR_EN_Pos)ØCMU_XTHFCR_XTHF_CFG_Pos 8ÛCMU_XTHFCR_XTHF_CFG_Msk (0x7U << CMU_XTHFCR_XTHF_CFG_Pos)ÜCMU_XTHFCR_XTHF_CFG_MIN (0x0U << CMU_XTHFCR_XTHF_CFG_Pos)ÝCMU_XTHFCR_XTHF_CFG_MAX (0x7U << CMU_XTHFCR_XTHF_CFG_Pos)ßCMU_XTHFCR_XTHFEN_Pos 0âCMU_XTHFCR_XTHFEN_Msk (0x1U << CMU_XTHFCR_XTHFEN_Pos)æCMU_IER_SYSCSE_IE_Pos 1çCMU_IER_SYSCSE_IE_Msk (0x1U << CMU_IER_SYSCSE_IE_Pos)éCMU_IER_HFDET_IE_Pos 0êCMU_IER_HFDET_IE_Msk (0x1U << CMU_IER_HFDET_IE_Pos)íCMU_ISR_HFDETO_Pos 8ðCMU_ISR_HFDETO_Msk (0x1U << CMU_ISR_HFDETO_Pos)òCMU_ISR_SYSCSE_IF_Pos 1óCMU_ISR_SYSCSE_IF_Msk (0x1U << CMU_ISR_SYSCSE_IF_Pos)õCMU_ISR_HFDET_IF_Pos 0öCMU_ISR_HFDET_IF_Msk (0x1U << CMU_ISR_HFDET_IF_Pos)øCMU_PCLKCR1_COMP_PCE_Pos 9ùCMU_PCLKCR1_COMP_PCE_Msk (0x1U << CMU_PCLKCR1_COMP_PCE_Pos)ûCMU_PCLKCR1_SVD_PCE_Pos 8üCMU_PCLKCR1_SVD_PCE_Msk (0x1U << CMU_PCLKCR1_SVD_PCE_Pos)þCMU_PCLKCR1_PAD_PCE_Pos 7ÿCMU_PCLKCR1_PAD_PCE_Msk (0x1U << CMU_PCLKCR1_PAD_PCE_Pos)CMU_PCLKCR1_ANAC_PCE_Pos 6ƒCMU_PCLKCR1_ANAC_PCE_Msk (0x1U << CMU_PCLKCR1_ANAC_PCE_Pos)…CMU_PCLKCR1_IWDT_PCE_Pos 5†CMU_PCLKCR1_IWDT_PCE_Msk (0x1U << CMU_PCLKCR1_IWDT_PCE_Pos)ˆCMU_PCLKCR1_SCU_PCE_Pos 4‰CMU_PCLKCR1_SCU_PCE_Msk (0x1U << CMU_PCLKCR1_SCU_PCE_Pos)‹CMU_PCLKCR1_PMU_PCE_Pos 3ŒCMU_PCLKCR1_PMU_PCE_Msk (0x1U << CMU_PCLKCR1_PMU_PCE_Pos)ŽCMU_PCLKCR1_RTC_PCE_Pos 2CMU_PCLKCR1_RTC_PCE_Msk (0x1U << CMU_PCLKCR1_RTC_PCE_Pos)‘CMU_PCLKCR1_LPT_PCE_Pos 0’CMU_PCLKCR1_LPT_PCE_Msk (0x1U << CMU_PCLKCR1_LPT_PCE_Pos)”CMU_PCLKCR2_PAE_PCE_Pos 17•CMU_PCLKCR2_PAE_PCE_Msk (0x1U << CMU_PCLKCR2_PAE_PCE_Pos)—CMU_PCLKCR2_SHA_PCE_Pos 16˜CMU_PCLKCR2_SHA_PCE_Msk (0x1U << CMU_PCLKCR2_SHA_PCE_Pos)šCMU_PCLKCR2_CIC_PCE_Pos 8›CMU_PCLKCR2_CIC_PCE_Msk (0x1U << CMU_PCLKCR2_CIC_PCE_Pos)CMU_PCLKCR2_WWDT_PCE_Pos 7žCMU_PCLKCR2_WWDT_PCE_Msk (0x1U << CMU_PCLKCR2_WWDT_PCE_Pos) CMU_PCLKCR2_RAMBIST_PCE_Pos 6¡CMU_PCLKCR2_RAMBIST_PCE_Msk (0x1U << CMU_PCLKCR2_RAMBIST_PCE_Pos)£CMU_PCLKCR2_NVM_PCE_Pos 5¤CMU_PCLKCR2_NVM_PCE_Msk (0x1U << CMU_PCLKCR2_NVM_PCE_Pos)¦CMU_PCLKCR2_DMA_PCE_Pos 4§CMU_PCLKCR2_DMA_PCE_Msk (0x1U << CMU_PCLKCR2_DMA_PCE_Pos)©CMU_PCLKCR2_LCD_PCE_Pos 3ªCMU_PCLKCR2_LCD_PCE_Msk (0x1U << CMU_PCLKCR2_LCD_PCE_Pos)¬CMU_PCLKCR2_AES_PCE_Pos 2­CMU_PCLKCR2_AES_PCE_Msk (0x1U << CMU_PCLKCR2_AES_PCE_Pos)¯CMU_PCLKCR2_TRNG_PCE_Pos 1°CMU_PCLKCR2_TRNG_PCE_Msk (0x1U << CMU_PCLKCR2_TRNG_PCE_Pos)²CMU_PCLKCR2_CRC_PCE_Pos 0³CMU_PCLKCR2_CRC_PCE_Msk (0x1U << CMU_PCLKCR2_CRC_PCE_Pos)µCMU_PCLKCR3_I2C1_PCE_Pos 25¶CMU_PCLKCR3_I2C1_PCE_Msk (0x1U << CMU_PCLKCR3_I2C1_PCE_Pos)¸CMU_PCLKCR3_I2C0_PCE_Pos 24¹CMU_PCLKCR3_I2C0_PCE_Msk (0x1U << CMU_PCLKCR3_I2C0_PCE_Pos)»CMU_PCLKCR3_LPUART1_PCE_Pos 18¼CMU_PCLKCR3_LPUART1_PCE_Msk (0x1U << CMU_PCLKCR3_LPUART1_PCE_Pos)¾CMU_PCLKCR3_U7816_PCE_Pos 16¿CMU_PCLKCR3_U7816_PCE_Msk (0x1U << CMU_PCLKCR3_U7816_PCE_Pos)ÁCMU_PCLKCR3_LPUART0_PCE_Pos 15ÂCMU_PCLKCR3_LPUART0_PCE_Msk (0x1U << CMU_PCLKCR3_LPUART0_PCE_Pos)ÄCMU_PCLKCR3_UICR_PCE_Pos 14ÅCMU_PCLKCR3_UICR_PCE_Msk (0x1U << CMU_PCLKCR3_UICR_PCE_Pos)ÇCMU_PCLKCR3_UART5_PCE_Pos 13ÈCMU_PCLKCR3_UART5_PCE_Msk (0x1U << CMU_PCLKCR3_UART5_PCE_Pos)ÊCMU_PCLKCR3_UART4_PCE_Pos 12ËCMU_PCLKCR3_UART4_PCE_Msk (0x1U << CMU_PCLKCR3_UART4_PCE_Pos)ÍCMU_PCLKCR3_UART3_PCE_Pos 11ÎCMU_PCLKCR3_UART3_PCE_Msk (0x1U << CMU_PCLKCR3_UART3_PCE_Pos)ÐCMU_PCLKCR3_UART2_PCE_Pos 10ÑCMU_PCLKCR3_UART2_PCE_Msk (0x1U << CMU_PCLKCR3_UART2_PCE_Pos)ÓCMU_PCLKCR3_UART1_PCE_Pos 9ÔCMU_PCLKCR3_UART1_PCE_Msk (0x1U << CMU_PCLKCR3_UART1_PCE_Pos)ÖCMU_PCLKCR3_UART0_PCE_Pos 8×CMU_PCLKCR3_UART0_PCE_Msk (0x1U << CMU_PCLKCR3_UART0_PCE_Pos)ÙCMU_PCLKCR3_QSPI_PCE_Pos 7ÚCMU_PCLKCR3_QSPI_PCE_Msk (0x1U << CMU_PCLKCR3_QSPI_PCE_Pos)ÜCMU_PCLKCR3_SPI4_PCE_Pos 4ÝCMU_PCLKCR3_SPI4_PCE_Msk (0x1U << CMU_PCLKCR3_SPI4_PCE_Pos)ßCMU_PCLKCR3_SPI3_PCE_Pos 3àCMU_PCLKCR3_SPI3_PCE_Msk (0x1U << CMU_PCLKCR3_SPI3_PCE_Pos)âCMU_PCLKCR3_SPI2_PCE_Pos 2ãCMU_PCLKCR3_SPI2_PCE_Msk (0x1U << CMU_PCLKCR3_SPI2_PCE_Pos)åCMU_PCLKCR3_SPI1_PCE_Pos 1æCMU_PCLKCR3_SPI1_PCE_Msk (0x1U << CMU_PCLKCR3_SPI1_PCE_Pos)èCMU_PCLKCR3_SPI0_PCE_Pos 0éCMU_PCLKCR3_SPI0_PCE_Msk (0x1U << CMU_PCLKCR3_SPI0_PCE_Pos)ëCMU_PCLKCR4_ET4_PCE_Pos 6ìCMU_PCLKCR4_ET4_PCE_Msk (0x1U << CMU_PCLKCR4_ET4_PCE_Pos)îCMU_PCLKCR4_ET3_PCE_Pos 5ïCMU_PCLKCR4_ET3_PCE_Msk (0x1U << CMU_PCLKCR4_ET3_PCE_Pos)ñCMU_PCLKCR4_ET2_PCE_Pos 4òCMU_PCLKCR4_ET2_PCE_Msk (0x1U << CMU_PCLKCR4_ET2_PCE_Pos)ôCMU_PCLKCR4_ET1_PCE_Pos 3õCMU_PCLKCR4_ET1_PCE_Msk (0x1U << CMU_PCLKCR4_ET1_PCE_Pos)÷CMU_PCLKCR4_BT2_PCE_Pos 2øCMU_PCLKCR4_BT2_PCE_Msk (0x1U << CMU_PCLKCR4_BT2_PCE_Pos)úCMU_PCLKCR4_BT1_PCE_Pos 1ûCMU_PCLKCR4_BT1_PCE_Msk (0x1U << CMU_PCLKCR4_BT1_PCE_Pos)ýCMU_PCLKCR4_BSTIM_PCE_Pos 0þCMU_PCLKCR4_BSTIM_PCE_Msk (0x1U << CMU_PCLKCR4_BSTIM_PCE_Pos)€CMU_OPCCR1_EXTICKE_Pos 31CMU_OPCCR1_EXTICKE_Msk (0x1U << CMU_OPCCR1_EXTICKE_Pos)ƒCMU_OPCCR1_EXTICKSEL_Pos 30„CMU_OPCCR1_EXTICKSEL_Msk (0x1U << CMU_OPCCR1_EXTICKSEL_Pos)…CMU_OPCCR1_EXTICKSEL_LSCLK (0x1U << CMU_OPCCR1_EXTICKSEL_Pos)†CMU_OPCCR1_EXTICKSEL_HCLK (0x0U << CMU_OPCCR1_EXTICKSEL_Pos)ˆCMU_OPCCR1_LPUART1CKE_Pos 29‰CMU_OPCCR1_LPUART1CKE_Msk (0x1U << CMU_OPCCR1_LPUART1CKE_Pos)‹CMU_OPCCR1_LPUART0CKE_Pos 28ŒCMU_OPCCR1_LPUART0CKE_Msk (0x1U << CMU_OPCCR1_LPUART0CKE_Pos)ŽCMU_OPCCR1_LPUART1CKS_Pos 26“CMU_OPCCR1_LPUART1CKS_Msk (0x3U << CMU_OPCCR1_LPUART1CKS_Pos)”CMU_OPCCR1_LPUART1CKS_LSCLK (0x0U << CMU_OPCCR1_LPUART1CKS_Pos)•CMU_OPCCR1_LPUART1CKS_RCHF (0x1U << CMU_OPCCR1_LPUART1CKS_Pos)—CMU_OPCCR1_LPUART0CKS_Pos 24œCMU_OPCCR1_LPUART0CKS_Msk (0x3U << CMU_OPCCR1_LPUART0CKS_Pos)CMU_OPCCR1_LPUART0CKS_LSCLK (0x0U << CMU_OPCCR1_LPUART0CKS_Pos)žCMU_OPCCR1_LPUART0CKS_RCHF (0x1U << CMU_OPCCR1_LPUART0CKS_Pos) CMU_OPCCR1_I2C1CKE_Pos 21¡CMU_OPCCR1_I2C1CKE_Msk (0x1U << CMU_OPCCR1_I2C1CKE_Pos)£CMU_OPCCR1_I2C0CKE_Pos 20¤CMU_OPCCR1_I2C0CKE_Msk (0x1U << CMU_OPCCR1_I2C0CKE_Pos)¦CMU_OPCCR1_I2C1CKS_Pos 18«CMU_OPCCR1_I2C1CKS_Msk (0x3U << CMU_OPCCR1_I2C1CKS_Pos)¬CMU_OPCCR1_I2C1CKS_APBCLK (0x0U << CMU_OPCCR1_I2C1CKS_Pos)­CMU_OPCCR1_I2C1CKS_RCHF (0x1U << CMU_OPCCR1_I2C1CKS_Pos)®CMU_OPCCR1_I2C1CKS_SYSCLK (0x2U << CMU_OPCCR1_I2C1CKS_Pos)°CMU_OPCCR1_I2C0CKS_Pos 16µCMU_OPCCR1_I2C0CKS_Msk (0x3U << CMU_OPCCR1_I2C0CKS_Pos)¶CMU_OPCCR1_I2C0CKS_APBCLK (0x0U << CMU_OPCCR1_I2C0CKS_Pos)·CMU_OPCCR1_I2C0CKS_RCHF (0x1U << CMU_OPCCR1_I2C0CKS_Pos)¸CMU_OPCCR1_I2C0CKS_SYSCLK (0x2U << CMU_OPCCR1_I2C0CKS_Pos)ºCMU_OPCCR1_UART1CKE_Pos 9»CMU_OPCCR1_UART1CKE_Msk (0x1U << CMU_OPCCR1_UART1CKE_Pos)½CMU_OPCCR1_UART0CKE_Pos 8¾CMU_OPCCR1_UART0CKE_Msk (0x1U << CMU_OPCCR1_UART0CKE_Pos)ÀCMU_OPCCR1_UART1CKS_Pos 2ÅCMU_OPCCR1_UART1CKS_Msk (0x3U << CMU_OPCCR1_UART1CKS_Pos)ÆCMU_OPCCR1_UART1CKS_APBCLK (0x0U << CMU_OPCCR1_UART1CKS_Pos)ÇCMU_OPCCR1_UART1CKS_RCHF (0x1U << CMU_OPCCR1_UART1CKS_Pos)ÈCMU_OPCCR1_UART1CKS_SYSCLK (0x2U << CMU_OPCCR1_UART1CKS_Pos)ÊCMU_OPCCR1_UART0CKS_Pos 0ÏCMU_OPCCR1_UART0CKS_Msk (0x3U << CMU_OPCCR1_UART0CKS_Pos)ÐCMU_OPCCR1_UART0CKS_APBCLK (0x0U << CMU_OPCCR1_UART0CKS_Pos)ÑCMU_OPCCR1_UART0CKS_RCHF (0x1U << CMU_OPCCR1_UART0CKS_Pos)ÒCMU_OPCCR1_UART0CKS_SYSCLK (0x2U << CMU_OPCCR1_UART0CKS_Pos)ÔCMU_OPCCR2_RNGPRSC_Pos 28ÜCMU_OPCCR2_RNGPRSC_Msk (0x7U << CMU_OPCCR2_RNGPRSC_Pos)ÝCMU_OPCCR2_RNGPRSC_DIV1 (0x0U << CMU_OPCCR2_RNGPRSC_Pos)ÞCMU_OPCCR2_RNGPRSC_DIV2 (0x1U << CMU_OPCCR2_RNGPRSC_Pos)ßCMU_OPCCR2_RNGPRSC_DIV4 (0x2U << CMU_OPCCR2_RNGPRSC_Pos)àCMU_OPCCR2_RNGPRSC_DIV8 (0x3U << CMU_OPCCR2_RNGPRSC_Pos)áCMU_OPCCR2_RNGPRSC_DIV16 (0x4U << CMU_OPCCR2_RNGPRSC_Pos)âCMU_OPCCR2_RNGPRSC_DIV32 (0x5U << CMU_OPCCR2_RNGPRSC_Pos)äCMU_OPCCR2_NVMCKE_Pos 22åCMU_OPCCR2_NVMCKE_Msk (0x1U << CMU_OPCCR2_NVMCKE_Pos)çCMU_OPCCR2_RNGCKE_Pos 21èCMU_OPCCR2_RNGCKE_Msk (0x1U << CMU_OPCCR2_RNGCKE_Pos)êCMU_OPCCR2_LPTCKE_Pos 12ëCMU_OPCCR2_LPTCKE_Msk (0x1U << CMU_OPCCR2_LPTCKE_Pos)íCMU_OPCCR2_LPTCKS_Pos 8òCMU_OPCCR2_LPTCKS_Msk (0x3U << CMU_OPCCR2_LPTCKS_Pos)óCMU_OPCCR2_LPTCKS_APBCLK (0x0U << CMU_OPCCR2_LPTCKS_Pos)ôCMU_OPCCR2_LPTCKS_LSCLK (0x1U << CMU_OPCCR2_LPTCKS_Pos)õCMU_OPCCR2_LPTCKS_RCLP (0x2U << CMU_OPCCR2_LPTCKS_Pos)öCMU_OPCCR2_LPTCKS_PLL_L (0x3U << CMU_OPCCR2_LPTCKS_Pos)øCMU_OPCCR2_BSTCKE_Pos 4ùCMU_OPCCR2_BSTCKE_Msk (0x1U << CMU_OPCCR2_BSTCKE_Pos)ûCMU_OPCCR2_BSTCKS_Pos 0€CMU_OPCCR2_BSTCKS_Msk (0x3U << CMU_OPCCR2_BSTCKS_Pos)CMU_OPCCR2_BSTCKS_APBCLK (0x0U << CMU_OPCCR2_BSTCKS_Pos)‚CMU_OPCCR2_BSTCKS_LSCLK (0x1U << CMU_OPCCR2_BSTCKS_Pos)ƒCMU_OPCCR2_BSTCKS_RCLP (0x2U << CMU_OPCCR2_BSTCKS_Pos)„CMU_OPCCR2_BSTCKS_SYSCLK (0x3U << CMU_OPCCR2_BSTCKS_Pos)£COMPCLK (0x01000000 + CMU_PCLKCR1_COMP_PCE_Pos)¤SVDCLK (0x01000000 + CMU_PCLKCR1_SVD_PCE_Pos)¥PADCLK (0x01000000 + CMU_PCLKCR1_PAD_PCE_Pos)¦ANACCLK (0x01000000 + CMU_PCLKCR1_ANAC_PCE_Pos)§IWDTCLK (0x01000000 + CMU_PCLKCR1_IWDT_PCE_Pos)¨SCUCLK (0x01000000 + CMU_PCLKCR1_SCU_PCE_Pos)©PMUCLK (0x01000000 + CMU_PCLKCR1_PMU_PCE_Pos)ªRTCCLK (0x01000000 + CMU_PCLKCR1_RTC_PCE_Pos)«LPTCLK (0x01000000 + CMU_PCLKCR1_LPT_PCE_Pos)®PAECLK (0x02000000 + CMU_PCLKCR2_PAE_PCE_Pos)¯SHACLK (0x02000000 + CMU_PCLKCR2_SHA_PCE_Pos)°CICCLK (0x02000000 + CMU_PCLKCR2_CIC_PCE_Pos)±WWDTCLK (0x02000000 + CMU_PCLKCR2_WWDT_PCE_Pos)²RAMBISTCLK (0x02000000 + CMU_PCLKCR2_RAMBIST_PCE_Pos)³FLASHCLK (0x02000000 + CMU_PCLKCR2_NVM_PCE_Pos)´DMACLK (0x02000000 + CMU_PCLKCR2_DMA_PCE_Pos)µLCDCLK (0x02000000 + CMU_PCLKCR2_LCD_PCE_Pos)¶AESCLK (0x02000000 + CMU_PCLKCR2_AES_PCE_Pos)·TRNGCLK (0x02000000 + CMU_PCLKCR2_TRNG_PCE_Pos)¸CRCCLK (0x02000000 + CMU_PCLKCR2_CRC_PCE_Pos)ºI2C1CLK (0x03000000 + CMU_PCLKCR3_I2C1_PCE_Pos)»I2C0CLK (0x03000000 + CMU_PCLKCR3_I2C0_PCE_Pos)¼LPUART1CLK (0x03000000 + CMU_PCLKCR3_LPUART1_PCE_Pos)½U7816CLK (0x03000000 + CMU_PCLKCR3_U7816_PCE_Pos)¾LPUART0CLK (0x03000000 + CMU_PCLKCR3_LPUART0_PCE_Pos)¿UARTIRCLK (0x03000000 + CMU_PCLKCR3_UICR_PCE_Pos)ÀUART5CLK (0x03000000 + CMU_PCLKCR3_UART5_PCE_Pos)ÁUART4CLK (0x03000000 + CMU_PCLKCR3_UART4_PCE_Pos)ÂUART3CLK (0x03000000 + CMU_PCLKCR3_UART3_PCE_Pos)ÃUART2CLK (0x03000000 + CMU_PCLKCR3_UART2_PCE_Pos)ÄUART1CLK (0x03000000 + CMU_PCLKCR3_UART1_PCE_Pos)ÅUART0CLK (0x03000000 + CMU_PCLKCR3_UART0_PCE_Pos)ÆQSPICLK (0x03000000 + CMU_PCLKCR3_QSPI_PCE_Pos)ÇSPI4CLK (0x03000000 + CMU_PCLKCR3_SPI4_PCE_Pos)ÈSPI3CLK (0x03000000 + CMU_PCLKCR3_SPI3_PCE_Pos)ÉSPI2CLK (0x03000000 + CMU_PCLKCR3_SPI2_PCE_Pos)ÊSPI1CLK (0x03000000 + CMU_PCLKCR3_SPI1_PCE_Pos)ËSPI0CLK (0x03000000 + CMU_PCLKCR3_SPI0_PCE_Pos)ÎET4CLK (0x04000000 + CMU_PCLKCR4_ET4_PCE_Pos)ÏET3CLK (0x04000000 + CMU_PCLKCR4_ET3_PCE_Pos)ÐET2CLK (0x04000000 + CMU_PCLKCR4_ET2_PCE_Pos)ÑET1CLK (0x04000000 + CMU_PCLKCR4_ET1_PCE_Pos)ÒBT2CLK (0x04000000 + CMU_PCLKCR4_BT2_PCE_Pos)ÓBT1CLK (0x04000000 + CMU_PCLKCR4_BT1_PCE_Pos)ÔBSTIMCLK (0x04000000 + CMU_PCLKCR4_BSTIM_PCE_Pos)`T ..\Drivers\..\Core\Include\fm33a0xxev_cmu.hFM33A0XXEV.h


..\Drivers\fm33a0xxev_cmu.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM*‚FSELv#RCHFEN1#PCMU_RCHF_InitTypeDefß)*ÄPLLLDBv#PLLL_EN1#PCMU_PLL_L_InitTypeDef/*¿PLLHDBv#REFPRSCv#PLLH_OSELv#PLLH_INSELv#PLLH_EN1#PCMU_PLL_H_InitTypeDefa9*ªSYSCLKSELv#AHBPRESv#APBPRESv#SLP_ENEXTI1#PCMU_SYSCLK_InitTypeDefÜC*ýSYSCLK_Frequencyv#AHBCLK_Frequencyv#APBCLK_Frequencyv#RCHF_Frequencyv#PLL_H_Frequencyv#XTHF_Frequencyv#LSCLK_Frequencyv#PCMU_ClocksTypeHNEFG_DELAY_H_ SYSTICK_CLOCK_SOURCE_SCLK 0xFFFFFF3FSYSTICK_CLOCK_SOURCE_LSCLK 0xFFFFFF7FSYSTICK_CLOCK_SOURCE_RFU 0xFFFFFFBF    SYSTICK_CLOCK_SOURCE_SYSCLK 0xFFFFFFFFSYSTICK_CLOCK_SOURCE_U_SCLK 0x00000000SYSTICK_CLOCK_SOURCE_U_LSCLK 0x00000040 SYSTICK_CLOCK_SOURCE_U_RFU 0x00000080SYSTICK_CLOCK_SOURCE_U_SYSCLK 0x000000C0SYSCLOCK_U __XTHF_CLOCK\Q ..\Hardware\DELAY\..\Drivers\delay.hfm33a0xxev_cmu.h


..\Hardware\DELAY\delay.hComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARMintNëÝ"äPConditionHookëIJKXN ..\Hardware\DELAY\..\Hardware\DELAY\delay.cdelay.hX


..\Hardware\DELAY\delay.cComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM_Complex long_double_Complex double_Complex floatuvoid)»__va_list__ap;#"P__builtin_va_list M!/!I$>%%%%    %C


%C%% %%%C%C&I(( 1111 I8     I  I8    4! I8     "I#7I$I%I&I    'I(I)*+,-./404142434445.:;9?I6.:;9?7.:;9G8.:;9?I 9.:;9? :.:;9G ;.:;9?I<.:;9?=.:;9G>.:;9?I@?.:;9?@@.:;9G@A.:;9?I@


B.:;9?@


C.:;9G@


D1E1F1XYWG1XYWH.1I.1@J.1@


K.1L.<4I?M.<4?NIOPI:;9QI4RSTUVW1X4I    ,Y4I    Z4I[4I,\4I]4I    4^4I    ,4_4I4`4I,4a4I4b41    ,c41d41,e41f1g1hI    iIjIkI    4lI    ,4mI4n1    o1p4I    ?q4I?<r4I,s4It5Iu;v=w%x<%Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armlink [4d3601]armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0 --fpu=SoftVFP --output=.\objects\delay.o --vfemode=force


Input Comments:p5210-3Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa]armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0 --fpu=SoftVFP --apcs=/interwork/interwork --no_divide delay.oComponent: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d]ArmCC --c99 --split_sections --debug -c --gnu -o.\objects\delay.o --depend=.\objects\delay.d --cpu=Cortex-M0 --apcs=interwork -O0 --diag_suppress=9931 -I..\Core -I..\Drivers -I..\Core\Include -I..\Hardware -I.\RTE\Device -I..\Hardware\CLOCK -I..\Hardware\DELAY -I..\Hardware\GPIO -I..\Hardware\UART -I..\Hardware\TIM -I..\Function\KEY -I..\Hardware\EXTI -I..\Hardware\RTC -I..\Hardware\ADC -I..\Hardware\I2C -I..\Function\LCD -I..\Function\EXTERN_RTC -I..\Hardware\SPI -I..\Function\GPRS -I..\Function\HARDWARE_WATCHDOG -I..\Function\IR_NEC -I..\Function\MEASURE_INTERACTION -I..\Function\POWER_MANAGE -I..\Function\STORAGE -I..\Function\UPPER_COMPUTER -I..\Function\VALVE -I..\Soft -I..\MultiButton -I..\USMART -I..\Hardware\DMA -I..\Hardware\ON_CHIP_FLASH -I..\Hardware\SVD -I..\Function\OFF_CHIP_FLASH -I..\Hardware\CRC -I..\Function\BOOTLOADER_IAP -I..\Hardware\COMP -I..\CmBackTrace -I..\Function\E2P -I..\Function\FLOW_METER_DATA_COLLECT -I..\Function\WirelessRemoteComm -I..\Function\POWER_MANAGE -I..\Function\BILLING -I..\Function\modbus -I..\Function\modbus\functions -I..\Function\modbus\include -I..\Function\modbus\port -I..\Function\modbus\rtu -I..\Function\OTHER_FUN -I..\Function\SYS_SLEEP -I.\RTE\_SZV103_FM33A0_MainSystem -I"D:\Program Files\MDK5\Packs\Keil\FM33A0XXEV_DFP\0.0.4\Device\Include" -D__MICROLIB -D__UVISION_VERSION=538 -D_RTE_ -D_RTE_ -D__VTOR_PRESENT --omf_browse=.\objects\delay.crf ..\Hardware\DELAY\delay.c8885885F85F))Nñÿô T    T


DD !Ú ñÿl l _ ìáìÖìÐìÉÂ¨ Žt\D+ùáȯ–~fN3ù


Ü


Ã


!Ÿ


{


A


M


:¿    1~    -<    )    KÆG‚CF%5Ä>‘:\1(-ó)ÅK—G`C1%5É>‰9G0,Ä(‰JNF


BÎ$“4L=    8Ä/€+;'ýI¿ExA9#û3±<r6'?a 8ãFØF"ìñÿ 


f@ D!H!H 5×ÛßF5× Û ß  F 8<8< 0"40#40$48Õ1Ù*8Þ@ä ñ@÷!8ÕÙÝ+ó÷û.@.8ÕÙÝ,ñõù/@/@8ÕÙÝ-ñõù0@0@>>>'()8Ÿ^£T8ÚZÞPò@ø@ @@#@8ÙYÝO÷@@@8@S@m@|@@§@¶@Ç@á@ð@@@*@J@e@“@­@¼@Ù@ô@@=@L@`@@š@8ÚXÞNó@@@@+@D@e@|@•@¶@Í@Û@ò@@@@*@C@f@x@@¨@à@@D@w@”@Ä@2@]@*9N9t@z9Ž@±9Ú9ÿ9


@2@89L@„@“@±@·@Ì@8ž_¢Uæ=A8ØWÜMš@¦@8ß`ãVù@B8×]ÛSê@ú9+@<9n@@’@¦@·9ì@ý@@"9_@y@“@«@Ä@Ü@õ@8Õ\ÙR8Õ[ÙQ.ARM.attributes.strtab.shstrtab.rel.debug_pubnames.rel.debug_frame.rel.debug_line.rel.debug_info.reli.delay_us.reli.delay_ms.reli.delay_init.symtab.comment.arm_vfe_header__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000__ARM_grp.delay.c.2_gv0000_uKlRzYjN9F1_300000__ARM_grp.delay.h.2_kF0000_PtV8eRnqkv6_300000__ARM_grp.fm33a0xxev_cmu.h.2_Umb000_Po5gC3mCT6f_v00000__ARM_grp.system_FM33A0XXEV.h.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp.FM33A0XXEV.h.2_IV4000_e4W9WBouGlb_800000__ARM_grp.stdio.h.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp.core_cm0plus.h.2_Yq7000_XNfk$MqMqF0_W00000__ARM_grp.core_cmfunc.h.2_Ip1000_o07x3r0Kcad_z00000__ARM_grp.core_cminstr.h.2_Yr1000_ngzN953kQx5_b00000__ARM_grp.stdint.h.2_4I1000_ClkkYLvwpS5_300000.debug_abbrev__ARM_asm.debug_abbrev.1.debug_macinfo.debug_loc.data.revsh_text.rev16_textLib$$Request$$armlib__aeabi_uidivmod__ARM_grp..debug_pubnames$system_FM33A0XXEV.h$.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp..debug_pubnames$stdio.h$.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp..debug_macinfo$system_FM33A0XXEV.h$.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp..debug_macinfo$stdio.h$.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp..debug_macinfo$stdint.h$.2_4I1000_ClkkYLvwpS5_300000__ARM_grp..debug_macinfo$fm33a0xxev_cmu.h$.2_Umb000_Po5gC3mCT6f_v00000__ARM_grp..debug_macinfo$delay.h$.2_kF0000_PtV8eRnqkv6_300000__ARM_grp..debug_macinfo$delay.c$.2_gv0000_uKlRzYjN9F1_300000__ARM_grp..debug_macinfo$core_cminstr.h$.2_Yr1000_ngzN953kQx5_b00000__ARM_grp..debug_macinfo$core_cmfunc.h$.2_Ip1000_o07x3r0Kcad_z00000__ARM_grp..debug_macinfo$core_cm0plus.h$.2_Yq7000_XNfk$MqMqF0_W00000__ARM_grp..debug_macinfo$FM33A0XXEV.h$.2_IV4000_e4W9WBouGlb_800000__ARM_grp..debug_line$system_FM33A0XXEV.h$.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp..debug_line$stdio.h$.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp..debug_line$stdint.h$.2_4I1000_ClkkYLvwpS5_300000__ARM_grp..debug_line$fm33a0xxev_cmu.h$.2_Umb000_Po5gC3mCT6f_v00000__ARM_grp..debug_line$delay.h$.2_kF0000_PtV8eRnqkv6_300000__ARM_grp..debug_line$delay.c$.2_gv0000_uKlRzYjN9F1_300000__ARM_grp..debug_line$core_cminstr.h$.2_Yr1000_ngzN953kQx5_b00000__ARM_grp..debug_line$core_cmfunc.h$.2_Ip1000_o07x3r0Kcad_z00000__ARM_grp..debug_line$core_cm0plus.h$.2_Yq7000_XNfk$MqMqF0_W00000__ARM_grp..debug_line$FM33A0XXEV.h$.2_IV4000_e4W9WBouGlb_800000__ARM_grp.system_FM33A0XXEV.h.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp.stdio.h.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp.stdint.h.2_4I1000_ClkkYLvwpS5_300000__ARM_grp.fm33a0xxev_cmu.h.2_Umb000_Po5gC3mCT6f_v00000__ARM_grp.delay.h.2_kF0000_PtV8eRnqkv6_300000__ARM_grp.delay.c.2_gv0000_uKlRzYjN9F1_300000__ARM_grp.core_cminstr.h.2_Yr1000_ngzN953kQx5_b00000__ARM_grp.core_cmfunc.h.2_Ip1000_o07x3r0Kcad_z00000__ARM_grp.core_cm0plus.h.2_Yq7000_XNfk$MqMqF0_W00000__ARM_grp.FM33A0XXEV.h.2_IV4000_e4W9WBouGlb_800000__ARM_grp..debug_info$system_FM33A0XXEV.h$.2_mO2000_zLx4kaEJIW4_f00000__ARM_grp..debug_info$stdio.h$.2_sH1000_tF7UgDqi3_b_f00000__ARM_grp..debug_info$stdint.h$.2_4I1000_ClkkYLvwpS5_300000__ARM_grp..debug_info$fm33a0xxev_cmu.h$.2_Umb000_Po5gC3mCT6f_v00000__ARM_grp..debug_info$delay.h$.2_kF0000_PtV8eRnqkv6_300000__ARM_grp..debug_info$delay.c$.2_gv0000_uKlRzYjN9F1_300000__ARM_grp..debug_info$core_cminstr.h$.2_Yr1000_ngzN953kQx5_b00000__ARM_grp..debug_info$core_cmfunc.h$.2_Ip1000_o07x3r0Kcad_z00000__ARM_grp..debug_info$core_cm0plus.h$.2_Yq7000_XNfk$MqMqF0_W00000__ARM_grp..debug_info$FM33A0XXEV.h$.2_IV4000_e4W9WBouGlb_800000__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000__asm___7_delay_c_f6a9c549____REVSH__asm___7_delay_c_f6a9c549____REV16__ARM_asm.debug_abbrev.1__ARM_grp_.debug_pubnames$31__ARM_grp_.debug_pubnames$24__ARM_grp_.debug_pubnames$17__ARM_grp_.debug_macinfo$4__ARM_grp_.debug_loc$33__ARM_grp_.debug_loc$26__ARM_grp_.debug_loc$19__ARM_grp_.debug_line$29__ARM_grp_.debug_line$22__ARM_grp_.debug_line$15__ARM_grp_.debug_line$1__ARM_grp_.debug_info$30__ARM_grp_.debug_info$23__ARM_grp_.debug_info$16__ARM_grp_.debug_info$9__ARM_grp_.debug_info$2__ARM_grp_.debug_frame$34__ARM_grp_.debug_frame$27__ARM_grp_.debug_frame$20fac_msfac_us.datai.delay_usi.delay_msBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2i.delay_initBuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2..\Hardware\DELAY\delay.c.revsh_text.rev16_text..\\Hardware\\DELAY\\delay.c$d.realdata$d$tAJaeabiCortex-M0    C2.09ARM


@448Š<H{„PlÔP.$\(L<T\L¤T;øD;<D;€D;Ä<;<\<à\\\4\P    Ll


@L¬


hL|L|#@#L4#€4´<'ð!''0ûPP5íX ¾xPJˆ˜L \\|x‰ôPFœL  D\ä ,U"PE "L8"D\|"¤  &PD0&<Ll?¤\@ÔòäFPKøFHL@I\\œIØ'tKp¿äKPCôKØLÌ]l\8^Ô…vPL vxL˜w \8x'<y&NdyPItyØ:LL´d\°´ È·PHØ·tLL¹`\¬¹ò´ºPGĺLк\\,»\¸ˆ¼P8퐼¤¨4Ÿ8—<ʐu5†    ÌÐPw    äÐPh    ìÐPX    ôÐ0PH    $ÑPX    ,Ñ0P    H    \ÑP


7    dÑP7    tÑP7    „ÑP 7    ”ÑP7    ¤ÑPX    ´ÑPX    ÌÑ(PX    ôÑHPX    <ÒPPX    ŒÒPPH    ÜÒPH    äÒPH    ìÒP#    ôÒP#    üÒP#    ÓPX    ÓP%X    $Ó@P)X    dÓP-X    dԐP1X    ôÕ P5#    ÖP6X    Ö(P:X    DÖ P>#    dÖP?X    lÖ¸PCX    $×PGX    <×PKT×L Ú;pÛèd