ELF ( Å 4 ( t q µoð ÿ÷þÿ-H h-I°ûñð,IpF x ë@ÁëÀOöÿqêÀ 'I½F$JxJCOðà#Za "aFiBða ¿Oðà"iðÐô?öÐOðà"i"ðOðà#a "apGFJJCOðà#Za "aFiBða ¿Oðà"iðÐô?öÐOðà"i"ðOðà#a "apG z ARM C/C++ Compiler, 5.03 [Build 24] ArmCC --debug -c -o..\OBJ\delayb.o --depend=..\OBJ\delayb.d --cpu=Cortex-M3 --apcs=interwork -O0 -I..\HARDWARE\AD421 -I..\HARDWARE\ADC -I..\HARDWARE\ERROR -I..\HARDWARE\FM25V02 -I..\HARDWARE\hcs2022 -I..\HARDWARE\KEY -I..\HARDWARE\PWM -I..\HARDWARE\RS232 -I..\HARDWARE\RS485 -I..\HARDWARE\SPI -I..\STM32F10x_FWLib\inc -I..\STM32F10x_FWLib\src -I..\SYSTEM\delay -I..\SYSTEM\sys -I..\CORE -I..\USER -I..\HARDWARE\pressure -I..\HARDWARE\temperature -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\ST\STM32F10x -DUSE_STDPERIPH_DRIVER -DSTM32F10X_HD --omf_browse=..\OBJ\delayb.crf ..\SYSTEM\delayb\delayb.c 0 ÿÿÿÿarmcc+ |
|
2 A~ 2 F x F
|
..\SYSTEM\delayb\delayb.c ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER ¨ ..\SYSTEM\delayb\delayb.c ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER Yfac_us º Yfac_ms ¬ ..\SYSTEM\delayb\delayb.c ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER ¾ ?,delay_init2 2 * ?çjdelay_us2 2 x inus ] Xtemp P$ ?¡~delay_ms2 x ¾ inms ¬ J Xtemp P$ < 0 ..\SYSTEM\delayb\delayb.c À 1 ..\SYSTEM\delayb\ delayb.c , 1Q+,&8,&8 x ¾ } 2 x } } 2 } z ¾ Q 4 x Q __DATE__ "Jan 8 2015" __TIME__ "11:33:32" __STDC__ 1 __STDC_VERSION__ 199409L __EDG__ 1 __EDG_VERSION__ 401 __EDG_SIZE_TYPE__ unsigned int __EDG_PTRDIFF_TYPE__ int __sizeof_int 4 __sizeof_long 4 __sizeof_ptr 4 __ARMCC_VERSION 5030024 __TARGET_CPU_CORTEX_M3 1 __TARGET_FPU_SOFTVFP 1 __TARGET_FPU_SOFTVFP 1 USE_STDPERIPH_DRIVER 1 STM32F10X_HD 1 __CC_ARM 1 __arm 1 __arm__ 1 __TARGET_ARCH_7_M 1 __TARGET_ARCH_ARM 0 __TARGET_ARCH_THUMB 4 __TARGET_PROFILE_M 1 __TARGET_FEATURE_HALFWORD 1 __TARGET_FEATURE_THUMB 1 __TARGET_FEATURE_MULTIPLY 1 __TARGET_FEATURE_DOUBLEWORD 1 __TARGET_FEATURE_DIVIDE 1 __TARGET_FEATURE_UNALIGNED 1 __TARGET_FEATURE_CLZ 1 __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0 __APCS_INTERWORK 1 __thumb 1 __thumb__ 1 __OPTIMISE_SPACE 1 __OPTIMISE_LEVEL 0 __SOFTFP__ 1 : $ delay_init2 delay_us2 ç delay_ms2 Ø C:\Keil\ARM\ARMCC\bin\..\include\stdint.h ARM C/C++ Compiler, 5.03 [Build 24] signed char short int long long unsigned char unsigned short unsigned int unsigned long long Pint8_t d& Pint16_t s' Pint32_t |( Pint64_t ) Puint8_t , Puint16_t ¡ - Puint32_t ³ . Puint64_t à / Pint_least8_t d5 Pint_least16_t s6 Pint_least32_t |7 Pint_least64_t 8 Puint_least8_t ; Puint_least16_t ¡ < Puint_least32_t ³ = Puint_least64_t à > Pint_fast8_t |C Pint_fast16_t |D Pint_fast32_t |E Pint_fast64_t F Puint_fast8_t ³ I Puint_fast16_t ³ J Puint_fast32_t ³ K Puint_fast64_t à L Pintptr_t |O Puintptr_t ³ P Pintmax_t S Puintmax_t à T L A C:\Keil\ARM\ARMCC\bin\..\include\ stdint.h __stdint_h __ARMCLIB_VERSION 5030024 __STDINT_DECLS __CLIBNS __CLIBNS \INT8_MIN -128 ]INT16_MIN -32768 ^INT32_MIN (~0x7fffffff) _INT64_MIN __ESCAPE__(~0x7fffffffffffffffll) bINT8_MAX 127 cINT16_MAX 32767 dINT32_MAX 2147483647 eINT64_MAX __ESCAPE__(9223372036854775807ll) hUINT8_MAX 255 iUINT16_MAX 65535 jUINT32_MAX 4294967295u kUINT64_MAX __ESCAPE__(18446744073709551615ull) pINT_LEAST8_MIN -128 qINT_LEAST16_MIN -32768 rINT_LEAST32_MIN (~0x7fffffff) sINT_LEAST64_MIN __ESCAPE__(~0x7fffffffffffffffll) vINT_LEAST8_MAX 127 wINT_LEAST16_MAX 32767 xINT_LEAST32_MAX 2147483647 yINT_LEAST64_MAX __ESCAPE__(9223372036854775807ll) |UINT_LEAST8_MAX 255 }UINT_LEAST16_MAX 65535 ~UINT_LEAST32_MAX 4294967295u UINT_LEAST64_MAX __ESCAPE__(18446744073709551615ull) INT_FAST8_MIN (~0x7fffffff)
INT_FAST16_MIN (~0x7fffffff) INT_FAST32_MIN (~0x7fffffff) INT_FAST64_MIN __ESCAPE__(~0x7fffffffffffffffll) INT_FAST8_MAX 2147483647 INT_FAST16_MAX 2147483647 INT_FAST32_MAX 2147483647 INT_FAST64_MAX __ESCAPE__(9223372036854775807ll) UINT_FAST8_MAX 4294967295u UINT_FAST16_MAX 4294967295u UINT_FAST32_MAX 4294967295u UINT_FAST64_MAX __ESCAPE__(18446744073709551615ull) INTPTR_MIN (~0x7fffffff) INTPTR_MAX 2147483647 UINTPTR_MAX 4294967295u £INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll) ¦INTMAX_MAX __ESCAPE__(9223372036854775807ll) ©UINTMAX_MAX __ESCAPE__(18446744073709551615ull) ®PTRDIFF_MIN (~0x7fffffff) ¯PTRDIFF_MAX 2147483647 ²SIG_ATOMIC_MIN (~0x7fffffff) ³SIG_ATOMIC_MAX 2147483647 ¶SIZE_MAX 4294967295u »WCHAR_MIN ¼WCHAR_MAX ÂWCHAR_MIN 0 ÃWCHAR_MAX 65535 ÇWINT_MIN (~0x7fffffff) ÈWINT_MAX 2147483647 ÏINT8_C(x) (x) ÐINT16_C(x) (x) ÑINT32_C(x) (x) ÒINT64_C(x) __ESCAPE__(x##ll) ÔUINT8_C(x) (x##u) ÕUINT16_C(x) (x##u) ÖUINT32_C(x) (x##u) ×UINT64_C(x) __ESCAPE__(x##ull) ÚINTMAX_C(x) __ESCAPE__(x##ll) ÛUINTMAX_C(x) __ESCAPE__(x##ull) \
|
..\CORE\core_cm3.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER int t qITM_RxBuffer ;á´__get_BASEPRI 0 a__result 0 Y__regBasePri 0 P <Á__set_BASEPRI $0 basePri Y__regBasePri 0 P ;ÜÎ__get_PRIMASK 0 a__result 0 Y__regPriMask 0 P <Û__set_PRIMASK $0 priMask Y__regPriMask 0 P ;Ûè__get_FAULTMASK 0 a__result 0 Y__regFaultMask 0 P <õ__set_FAULTMASK $0 faultMask Y__regFaultMask 0 P ;Ü__get_CONTROL 0 a__result 0 Y__regControl 0 P <__set_CONTROL $0 control Y__regControl 0 P <ó¼ NVIC_SetPriorityGrouping $0 PriorityGroup \reg_value 0 \PriorityGroupTmp 0 ;ªÑ NVIC_GetPriorityGrouping 0 a__result 0 <ÍÞ NVIC_EnableIRQ $¾ IRQn <ñë NVIC_DisableIRQ $¾ IRQn ;ù NVIC_GetPendingIRQ 0 $¾ IRQn a__result 0 <Ô NVIC_SetPendingIRQ $¾ IRQn <ý NVIC_ClearPendingIRQ $¾ IRQn ;µ¡ NVIC_GetActive 0 $¾ IRQn a__result 0 <é² NVIC_SetPriority $¾ IRQn $0 priority ;£ É NVIC_GetPriority 0 $¾ IRQn a__result 0 ;Ø
|
â NVIC_EncodePriority 0 $0 PriorityGroup $0 PreemptPriority $0 SubPriority a__result 0 \PriorityGroupTmp 0 \PreemptPriorityBits 0 \SubPriorityBits 0 <
NVIC_DecodePriority $0 Priority $0 PriorityGroup $pPreemptPriority $pSubPriority \PriorityGroupTmp 0 \PreemptPriorityBits 0 \SubPriorityBits 0 "0 ;Ä SysTick_Config 0 $0 ticks a__result 0 <Þ · NVIC_SystemReset ; Ü ITM_SendChar 0 $0 ch a__result 0 ;à ò ITM_ReceiveChar a__result \ch ;ë ITM_CheckChar a__result * ù - ISER ð# 0 RESERVED0 # ª- ICER !#Â0 RSERVED1 7# Ü- ISPR S#ô0 RESERVED2 i# - ICPR #§0 RESERVED3 # Â- IABR ¹#Ú0 7 RESERVED4 Ï# ö3ï IP ì#0 RESERVED5 #ð STIR -# t0 t PNVIC_Type ë*Öt CPUID \ # ICSR -# VTOR -# AIRCR -# SCR -# CCR -# 3 SHP # SHCSR -#$ CFSR -#( HFSR -#, DFSR -#0 MMFAR -#4 BFAR -#8 AFSR -#<\ PFR #@ DFR \ #H ADR \ #L´\ MMFR + #PÉ\ ISAR @ #` 0 tV PSCB_Type K°*¦ CTRL -# LOAD -# VAL -# CALIB \ # PSysTick_Type q óS× u8 3 u16 × u32 - t *¤ ë¤ PORT â # 0 ß RESERVED0 ÷ # TER -# ¬0 RESERVED1 !
|
# TPR -#À Õ0 RESERVED2 J
|
#Ä TCR -# þ0 RESERVED3 s
|
# IWR -#ø IRR -#ü IMCR -# À0 * RESERVED4 µ
|
# LAR -#° LSR -#´ õ0 RESERVED5 ê
|
#¸ PID4 \ #Ð PID5 \ #Ô PID6 \ #Ø PID7 \ #Ü PID0 \ #à PID1 \ #ä PID2 \ #è PID3 \ #ì CID0 \ #ð CID1 \ #ô CID2 \ #ø CID3 \ #ü t» PITM_Type Ý ¼*ð RESERVED0 0 # ICTR \ # RESERVED1 0 # PInterruptType_Type ¹ *Ä DHCSR -# DCRSR -# DCRDR -# DEMCR -# PCoreDebug_Type ò d X ..\CORE\ C:\Keil\ARM\ARMCC\bin\..\include\ core_cm3.h stdint.h __CM3_CORE_H__ T__CM3_CMSIS_VERSION_MAIN (0x01) U__CM3_CMSIS_VERSION_SUB (0x30) V__CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) X__CORTEX_M (0x03) Zq__I volatile const s__O volatile t__IO volatile ³SCB_CPUID_IMPLEMENTER_Pos 24 ´SCB_CPUID_IMPLEMENTER_Msk (0xFFul << SCB_CPUID_IMPLEMENTER_Pos) ¶SCB_CPUID_VARIANT_Pos 20 ·SCB_CPUID_VARIANT_Msk (0xFul << SCB_CPUID_VARIANT_Pos) ¹SCB_CPUID_PARTNO_Pos 4 ºSCB_CPUID_PARTNO_Msk (0xFFFul << SCB_CPUID_PARTNO_Pos) ¼SCB_CPUID_REVISION_Pos 0 ½SCB_CPUID_REVISION_Msk (0xFul << SCB_CPUID_REVISION_Pos) ÀSCB_ICSR_NMIPENDSET_Pos 31 ÁSCB_ICSR_NMIPENDSET_Msk (1ul << SCB_ICSR_NMIPENDSET_Pos) ÃSCB_ICSR_PENDSVSET_Pos 28 ÄSCB_ICSR_PENDSVSET_Msk (1ul << SCB_ICSR_PENDSVSET_Pos) ÆSCB_ICSR_PENDSVCLR_Pos 27 ÇSCB_ICSR_PENDSVCLR_Msk (1ul << SCB_ICSR_PENDSVCLR_Pos) ÉSCB_ICSR_PENDSTSET_Pos 26 ÊSCB_ICSR_PENDSTSET_Msk (1ul << SCB_ICSR_PENDSTSET_Pos) ÌSCB_ICSR_PENDSTCLR_Pos 25 ÍSCB_ICSR_PENDSTCLR_Msk (1ul << SCB_ICSR_PENDSTCLR_Pos) ÏSCB_ICSR_ISRPREEMPT_Pos 23 ÐSCB_ICSR_ISRPREEMPT_Msk (1ul << SCB_ICSR_ISRPREEMPT_Pos) ÒSCB_ICSR_ISRPENDING_Pos 22 ÓSCB_ICSR_ISRPENDING_Msk (1ul << SCB_ICSR_ISRPENDING_Pos) ÕSCB_ICSR_VECTPENDING_Pos 12 ÖSCB_ICSR_VECTPENDING_Msk (0x1FFul << SCB_ICSR_VECTPENDING_Pos) ØSCB_ICSR_RETTOBASE_Pos 11 ÙSCB_ICSR_RETTOBASE_Msk (1ul << SCB_ICSR_RETTOBASE_Pos) ÛSCB_ICSR_VECTACTIVE_Pos 0 ÜSCB_ICSR_VECTACTIVE_Msk (0x1FFul << SCB_ICSR_VECTACTIVE_Pos) ßSCB_VTOR_TBLBASE_Pos 29 àSCB_VTOR_TBLBASE_Msk (0x1FFul << SCB_VTOR_TBLBASE_Pos) âSCB_VTOR_TBLOFF_Pos 7 ãSCB_VTOR_TBLOFF_Msk (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos) æSCB_AIRCR_VECTKEY_Pos 16 çSCB_AIRCR_VECTKEY_Msk (0xFFFFul << SCB_AIRCR_VECTKEY_Pos) éSCB_AIRCR_VECTKEYSTAT_Pos 16 êSCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos) ìSCB_AIRCR_ENDIANESS_Pos 15 íSCB_AIRCR_ENDIANESS_Msk (1ul << SCB_AIRCR_ENDIANESS_Pos) ïSCB_AIRCR_PRIGROUP_Pos 8 ðSCB_AIRCR_PRIGROUP_Msk (7ul << SCB_AIRCR_PRIGROUP_Pos) òSCB_AIRCR_SYSRESETREQ_Pos 2 óSCB_AIRCR_SYSRESETREQ_Msk (1ul << SCB_AIRCR_SYSRESETREQ_Pos) õSCB_AIRCR_VECTCLRACTIVE_Pos 1 öSCB_AIRCR_VECTCLRACTIVE_Msk (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos) øSCB_AIRCR_VECTRESET_Pos 0 ùSCB_AIRCR_VECTRESET_Msk (1ul << SCB_AIRCR_VECTRESET_Pos) üSCB_SCR_SEVONPEND_Pos 4 ýSCB_SCR_SEVONPEND_Msk (1ul << SCB_SCR_SEVONPEND_Pos) ÿSCB_SCR_SLEEPDEEP_Pos 2 SCB_SCR_SLEEPDEEP_Msk (1ul << SCB_SCR_SLEEPDEEP_Pos) SCB_SCR_SLEEPONEXIT_Pos 1 SCB_SCR_SLEEPONEXIT_Msk (1ul << SCB_SCR_SLEEPONEXIT_Pos) SCB_CCR_STKALIGN_Pos 9 SCB_CCR_STKALIGN_Msk (1ul << SCB_CCR_STKALIGN_Pos) SCB_CCR_BFHFNMIGN_Pos 8 SCB_CCR_BFHFNMIGN_Msk (1ul << SCB_CCR_BFHFNMIGN_Pos) SCB_CCR_DIV_0_TRP_Pos 4 SCB_CCR_DIV_0_TRP_Msk (1ul << SCB_CCR_DIV_0_TRP_Pos) SCB_CCR_UNALIGN_TRP_Pos 3 SCB_CCR_UNALIGN_TRP_Msk (1ul << SCB_CCR_UNALIGN_TRP_Pos) SCB_CCR_USERSETMPEND_Pos 1 SCB_CCR_USERSETMPEND_Msk (1ul << SCB_CCR_USERSETMPEND_Pos) SCB_CCR_NONBASETHRDENA_Pos 0 SCB_CCR_NONBASETHRDENA_Msk (1ul << SCB_CCR_NONBASETHRDENA_Pos) SCB_SHCSR_USGFAULTENA_Pos 18 SCB_SHCSR_USGFAULTENA_Msk (1ul << SCB_SHCSR_USGFAULTENA_Pos) SCB_SHCSR_BUSFAULTENA_Pos 17 SCB_SHCSR_BUSFAULTENA_Msk (1ul << SCB_SHCSR_BUSFAULTENA_Pos) SCB_SHCSR_MEMFAULTENA_Pos 16 SCB_SHCSR_MEMFAULTENA_Msk (1ul << SCB_SHCSR_MEMFAULTENA_Pos) ¢SCB_SHCSR_SVCALLPENDED_Pos 15 £SCB_SHCSR_SVCALLPENDED_Msk (1ul << SCB_SHCSR_SVCALLPENDED_Pos) ¥SCB_SHCSR_BUSFAULTPENDED_Pos 14 ¦SCB_SHCSR_BUSFAULTPENDED_Msk (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos) ¨SCB_SHCSR_MEMFAULTPENDED_Pos 13 ©SCB_SHCSR_MEMFAULTPENDED_Msk (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos) «SCB_SHCSR_USGFAULTPENDED_Pos 12 ¬SCB_SHCSR_USGFAULTPENDED_Msk (1ul << SCB_SHCSR_USGFAULTPENDED_Pos) ®SCB_SHCSR_SYSTICKACT_Pos 11 ¯SCB_SHCSR_SYSTICKACT_Msk (1ul << SCB_SHCSR_SYSTICKACT_Pos) ±SCB_SHCSR_PENDSVACT_Pos 10 ²SCB_SHCSR_PENDSVACT_Msk (1ul << SCB_SHCSR_PENDSVACT_Pos) ´SCB_SHCSR_MONITORACT_Pos 8 µSCB_SHCSR_MONITORACT_Msk (1ul << SCB_SHCSR_MONITORACT_Pos) ·SCB_SHCSR_SVCALLACT_Pos 7 ¸SCB_SHCSR_SVCALLACT_Msk (1ul << SCB_SHCSR_SVCALLACT_Pos) ºSCB_SHCSR_USGFAULTACT_Pos 3 »SCB_SHCSR_USGFAULTACT_Msk (1ul << SCB_SHCSR_USGFAULTACT_Pos) ½SCB_SHCSR_BUSFAULTACT_Pos 1 ¾SCB_SHCSR_BUSFAULTACT_Msk (1ul << SCB_SHCSR_BUSFAULTACT_Pos) ÀSCB_SHCSR_MEMFAULTACT_Pos 0 ÁSCB_SHCSR_MEMFAULTACT_Msk (1ul << SCB_SHCSR_MEMFAULTACT_Pos) ÄSCB_CFSR_USGFAULTSR_Pos 16 ÅSCB_CFSR_USGFAULTSR_Msk (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos) ÇSCB_CFSR_BUSFAULTSR_Pos 8 ÈSCB_CFSR_BUSFAULTSR_Msk (0xFFul << SCB_CFSR_BUSFAULTSR_Pos) ÊSCB_CFSR_MEMFAULTSR_Pos 0 ËSCB_CFSR_MEMFAULTSR_Msk (0xFFul << SCB_CFSR_MEMFAULTSR_Pos) ÎSCB_HFSR_DEBUGEVT_Pos 31 ÏSCB_HFSR_DEBUGEVT_Msk (1ul << SCB_HFSR_DEBUGEVT_Pos) ÑSCB_HFSR_FORCED_Pos 30 ÒSCB_HFSR_FORCED_Msk (1ul << SCB_HFSR_FORCED_Pos) ÔSCB_HFSR_VECTTBL_Pos 1 ÕSCB_HFSR_VECTTBL_Msk (1ul << SCB_HFSR_VECTTBL_Pos) ØSCB_DFSR_EXTERNAL_Pos 4 ÙSCB_DFSR_EXTERNAL_Msk (1ul << SCB_DFSR_EXTERNAL_Pos) ÛSCB_DFSR_VCATCH_Pos 3 ÜSCB_DFSR_VCATCH_Msk (1ul << SCB_DFSR_VCATCH_Pos) ÞSCB_DFSR_DWTTRAP_Pos 2 ßSCB_DFSR_DWTTRAP_Msk (1ul << SCB_DFSR_DWTTRAP_Pos) áSCB_DFSR_BKPT_Pos 1 âSCB_DFSR_BKPT_Msk (1ul << SCB_DFSR_BKPT_Pos) äSCB_DFSR_HALTED_Pos 0 åSCB_DFSR_HALTED_Msk (1ul << SCB_DFSR_HALTED_Pos) öSysTick_CTRL_COUNTFLAG_Pos 16 ÷SysTick_CTRL_COUNTFLAG_Msk (1ul << SysTick_CTRL_COUNTFLAG_Pos) ùSysTick_CTRL_CLKSOURCE_Pos 2 úSysTick_CTRL_CLKSOURCE_Msk (1ul << SysTick_CTRL_CLKSOURCE_Pos) üSysTick_CTRL_TICKINT_Pos 1 ýSysTick_CTRL_TICKINT_Msk (1ul << SysTick_CTRL_TICKINT_Pos) ÿSysTick_CTRL_ENABLE_Pos 0 SysTick_CTRL_ENABLE_Msk (1ul << SysTick_CTRL_ENABLE_Pos) SysTick_LOAD_RELOAD_Pos 0 SysTick_LOAD_RELOAD_Msk (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos) SysTick_VAL_CURRENT_Pos 0 SysTick_VAL_CURRENT_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos) SysTick_CALIB_NOREF_Pos 31 SysTick_CALIB_NOREF_Msk (1ul << SysTick_CALIB_NOREF_Pos) SysTick_CALIB_SKEW_Pos 30 SysTick_CALIB_SKEW_Msk (1ul << SysTick_CALIB_SKEW_Pos) SysTick_CALIB_TENMS_Pos 0 SysTick_CALIB_TENMS_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos) ¿ITM_TPR_PRIVMASK_Pos 0 ÀITM_TPR_PRIVMASK_Msk (0xFul << ITM_TPR_PRIVMASK_Pos) ÃITM_TCR_BUSY_Pos 23 ÄITM_TCR_BUSY_Msk (1ul << ITM_TCR_BUSY_Pos) ÆITM_TCR_ATBID_Pos 16 ÇITM_TCR_ATBID_Msk (0x7Ful << ITM_TCR_ATBID_Pos) ÉITM_TCR_TSPrescale_Pos 8 ÊITM_TCR_TSPrescale_Msk (3ul << ITM_TCR_TSPrescale_Pos) ÌITM_TCR_SWOENA_Pos 4 ÍITM_TCR_SWOENA_Msk (1ul << ITM_TCR_SWOENA_Pos) ÏITM_TCR_DWTENA_Pos 3 ÐITM_TCR_DWTENA_Msk (1ul << ITM_TCR_DWTENA_Pos) ÒITM_TCR_SYNCENA_Pos 2 ÓITM_TCR_SYNCENA_Msk (1ul << ITM_TCR_SYNCENA_Pos) ÕITM_TCR_TSENA_Pos 1 ÖITM_TCR_TSENA_Msk (1ul << ITM_TCR_TSENA_Pos) ØITM_TCR_ITMENA_Pos 0 ÙITM_TCR_ITMENA_Msk (1ul << ITM_TCR_ITMENA_Pos) ÜITM_IWR_ATVALIDM_Pos 0 ÝITM_IWR_ATVALIDM_Msk (1ul << ITM_IWR_ATVALIDM_Pos) àITM_IRR_ATREADYM_Pos 0 áITM_IRR_ATREADYM_Msk (1ul << ITM_IRR_ATREADYM_Pos) äITM_IMCR_INTEGRATION_Pos 0 åITM_IMCR_INTEGRATION_Msk (1ul << ITM_IMCR_INTEGRATION_Pos) èITM_LSR_ByteAcc_Pos 2 éITM_LSR_ByteAcc_Msk (1ul << ITM_LSR_ByteAcc_Pos) ëITM_LSR_Access_Pos 1 ìITM_LSR_Access_Msk (1ul << ITM_LSR_Access_Pos) îITM_LSR_Present_Pos 0 ïITM_LSR_Present_Msk (1ul << ITM_LSR_Present_Pos) InterruptType_ICTR_INTLINESNUM_Pos 0 InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) InterruptType_ACTLR_DISFOLD_Pos 2 InterruptType_ACTLR_DISFOLD_Msk (1ul << InterruptType_ACTLR_DISFOLD_Pos) InterruptType_ACTLR_DISDEFWBUF_Pos 1 InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos) InterruptType_ACTLR_DISMCYCINT_Pos 0 InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos) õCoreDebug_DHCSR_DBGKEY_Pos 16 öCoreDebug_DHCSR_DBGKEY_Msk (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos) øCoreDebug_DHCSR_S_RESET_ST_Pos 25 ùCoreDebug_DHCSR_S_RESET_ST_Msk (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos) ûCoreDebug_DHCSR_S_RETIRE_ST_Pos 24 üCoreDebug_DHCSR_S_RETIRE_ST_Msk (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos) þCoreDebug_DHCSR_S_LOCKUP_Pos 19 ÿCoreDebug_DHCSR_S_LOCKUP_Msk (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos) CoreDebug_DHCSR_S_SLEEP_Pos 18 CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) CoreDebug_DHCSR_S_HALT_Pos 17
CoreDebug_DHCSR_S_HALT_Msk (1ul << CoreDebug_DHCSR_S_HALT_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16 CoreDebug_DHCSR_S_REGRDY_Msk (1ul << CoreDebug_DHCSR_S_REGRDY_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 CoreDebug_DHCSR_C_SNAPSTALL_Msk (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos) CoreDebug_DHCSR_C_MASKINTS_Pos 3 CoreDebug_DHCSR_C_MASKINTS_Msk (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos) CoreDebug_DHCSR_C_STEP_Pos 2 CoreDebug_DHCSR_C_STEP_Msk (1ul << CoreDebug_DHCSR_C_STEP_Pos) CoreDebug_DHCSR_C_HALT_Pos 1 CoreDebug_DHCSR_C_HALT_Msk (1ul << CoreDebug_DHCSR_C_HALT_Pos) CoreDebug_DHCSR_C_DEBUGEN_Pos 0 CoreDebug_DHCSR_C_DEBUGEN_Msk (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos) CoreDebug_DCRSR_REGWnR_Pos 16 CoreDebug_DCRSR_REGWnR_Msk (1ul << CoreDebug_DCRSR_REGWnR_Pos) CoreDebug_DCRSR_REGSEL_Pos 0 CoreDebug_DCRSR_REGSEL_Msk (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos) ¡CoreDebug_DEMCR_TRCENA_Pos 24 ¢CoreDebug_DEMCR_TRCENA_Msk (1ul << CoreDebug_DEMCR_TRCENA_Pos) ¤CoreDebug_DEMCR_MON_REQ_Pos 19 ¥CoreDebug_DEMCR_MON_REQ_Msk (1ul << CoreDebug_DEMCR_MON_REQ_Pos) §CoreDebug_DEMCR_MON_STEP_Pos 18 ¨CoreDebug_DEMCR_MON_STEP_Msk (1ul << CoreDebug_DEMCR_MON_STEP_Pos) ªCoreDebug_DEMCR_MON_PEND_Pos 17 «CoreDebug_DEMCR_MON_PEND_Msk (1ul << CoreDebug_DEMCR_MON_PEND_Pos) CoreDebug_DEMCR_MON_EN_Pos 16 ®CoreDebug_DEMCR_MON_EN_Msk (1ul << CoreDebug_DEMCR_MON_EN_Pos) °CoreDebug_DEMCR_VC_HARDERR_Pos 10 ±CoreDebug_DEMCR_VC_HARDERR_Msk (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos) ³CoreDebug_DEMCR_VC_INTERR_Pos 9 ´CoreDebug_DEMCR_VC_INTERR_Msk (1ul << CoreDebug_DEMCR_VC_INTERR_Pos) ¶CoreDebug_DEMCR_VC_BUSERR_Pos 8 ·CoreDebug_DEMCR_VC_BUSERR_Msk (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos) ¹CoreDebug_DEMCR_VC_STATERR_Pos 7 ºCoreDebug_DEMCR_VC_STATERR_Msk (1ul << CoreDebug_DEMCR_VC_STATERR_Pos) ¼CoreDebug_DEMCR_VC_CHKERR_Pos 6 ½CoreDebug_DEMCR_VC_CHKERR_Msk (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos) ¿CoreDebug_DEMCR_VC_NOCPERR_Pos 5 ÀCoreDebug_DEMCR_VC_NOCPERR_Msk (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos) ÂCoreDebug_DEMCR_VC_MMERR_Pos 4 ÃCoreDebug_DEMCR_VC_MMERR_Msk (1ul << CoreDebug_DEMCR_VC_MMERR_Pos) ÅCoreDebug_DEMCR_VC_CORERESET_Pos 0 ÆCoreDebug_DEMCR_VC_CORERESET_Msk (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos) ËSCS_BASE (0xE000E000) ÌITM_BASE (0xE0000000) ÍCoreDebug_BASE (0xE000EDF0) ÎSysTick_BASE (SCS_BASE + 0x0010) ÏNVIC_BASE (SCS_BASE + 0x0100) ÐSCB_BASE (SCS_BASE + 0x0D00) ÒInterruptType ((InterruptType_Type *) SCS_BASE) ÓSCB ((SCB_Type *) SCB_BASE) ÔSysTick ((SysTick_Type *) SysTick_BASE) ÕNVIC ((NVIC_Type *) NVIC_BASE) ÖITM ((ITM_Type *) ITM_BASE) ×CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) æ__ASM __asm ç__INLINE __inline ý__enable_fault_irq __enable_fiq þ__disable_fault_irq __disable_fiq __NOP __nop __WFI __wfi __WFE __wfe __SEV __sev __ISB() __isb(0)
__DSB() __dsb(0) __DMB() __dmb(0) __REV __rev __RBIT __rbit __LDREXB(ptr) ((unsigned char ) __ldrex(ptr)) __LDREXH(ptr) ((unsigned short) __ldrex(ptr)) __LDREXW(ptr) ((unsigned int ) __ldrex(ptr)) __STREXB(value,ptr) __strex(value, ptr) __STREXH(value,ptr) __strex(value, ptr) __STREXW(value,ptr) __strex(value, ptr) «__CLREX __clrex Ï ITM_RXBUFFER_EMPTY 0x5AA55AA5 ` ITM_RxBuffer
|
..\USER\system_stm32f10x.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER qSystemCoreClock 0 < 2 ..\USER\ system_stm32f10x.h "__SYSTEM_STM32F10X_H " ¤ SystemCoreClock ¼$
|
..\USER\stm32f10x.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER ¾ IRQn NonMaskableInt_IRQn rMemoryManagement_IRQn tBusFault_IRQn uUsageFault_IRQn vSVCall_IRQn {DebugMonitor_IRQn |PendSV_IRQn ~SysTick_IRQn WWDG_IRQn PVD_IRQn TAMPER_IRQn RTC_IRQn FLASH_IRQn RCC_IRQn EXTI0_IRQn EXTI1_IRQn EXTI2_IRQn EXTI3_IRQn EXTI4_IRQn
|
DMA1_Channel1_IRQn DMA1_Channel2_IRQn DMA1_Channel3_IRQn DMA1_Channel4_IRQn DMA1_Channel5_IRQn DMA1_Channel6_IRQn DMA1_Channel7_IRQn ADC1_2_IRQn USB_HP_CAN1_TX_IRQn USB_LP_CAN1_RX0_IRQn CAN1_RX1_IRQn CAN1_SCE_IRQn EXTI9_5_IRQn TIM1_BRK_IRQn TIM1_UP_IRQn TIM1_TRG_COM_IRQn TIM1_CC_IRQn TIM2_IRQn TIM3_IRQn TIM4_IRQn I2C1_EV_IRQn I2C1_ER_IRQn I2C2_EV_IRQn !I2C2_ER_IRQn "SPI1_IRQn #SPI2_IRQn $USART1_IRQn %USART2_IRQn &USART3_IRQn 'EXTI15_10_IRQn (RTCAlarm_IRQn )USBWakeUp_IRQn *TIM8_BRK_IRQn +TIM8_UP_IRQn ,TIM8_TRG_COM_IRQn -TIM8_CC_IRQn .ADC3_IRQn /FSMC_IRQn 0SDIO_IRQn 1TIM5_IRQn 2SPI3_IRQn 3UART4_IRQn 4UART5_IRQn 5TIM6_IRQn 6TIM7_IRQn 7DMA2_Channel1_IRQn 8DMA2_Channel2_IRQn 9DMA2_Channel3_IRQn :DMA2_Channel4_5_IRQn ; PIRQn_Type ØPs32 ô ëPs16 æ ìPs8 Ù íô Psc32 ùðæ Psc16 ñÙ Psc8 òtô Pvs32 1ôtæ Pvs16 DõtÙ Pvs8 WötùPvsc32 iøt Pvsc16 {ùt Pvsc8 úPu32 0 üPu16 ýPu8 ÿ0 Puc32 Ç Puc16 Ú Puc8 ít0 Pvu32 ÿ
t Pvu16 t Pvu8 %tÇPvuc32 7tÚPvuc16 ItíPvuc8 [ RESET SET PFlagStatus l(PITStatus l4¿ DISABLE ENABLE PFunctionalState ¥/ð ERROR SUCCESS PErrorStatus ×,*÷P SR ÿ# CR1 ÿ# CR2 ÿ# SMPR1 ÿ# SMPR2 ÿ# JOFR1 ÿ# JOFR2 ÿ# JOFR3 ÿ# JOFR4 ÿ# HTR ÿ#$ LTR ÿ#( SQR1 ÿ#, SQR2 ÿ#0 SQR3 ÿ#4 JSQR ÿ#8 JDR1 ÿ#< JDR2 ÿ#@ JDR3 ÿ#D JDR4 ÿ#H DR ÿ#L PADC_TypeDef º*ÙÀ RESERVED0 0 # DR1 # RESERVED1 # DR2 # RESERVED2 #
|
DR3 # RESERVED3 # DR4 # RESERVED4 # DR5 # RESERVED5 # DR6 # RESERVED6 # DR7 # RESERVED7 # DR8 # RESERVED8 #" DR9 #$ RESERVED9 #& DR10 #( RESERVED10 #* RTCCR #, RESERVED11 #. CR #0 RESERVED12 #2 CSR #4¦ RESERVED13 #6 DR11 #@ RESERVED14 #B DR12 #D RESERVED15 #F DR13 #H RESERVED16 #J DR14 #L RESERVED17 #N DR15 #P RESERVED18 #R DR16 #T RESERVED19 #V DR17 #X RESERVED20 #Z DR18 #\ RESERVED21 #^ DR19 #` RESERVED22 #b DR20 #d RESERVED23 #f DR21 #h RESERVED24 #j DR22 #l RESERVED25 #n DR23 #p RESERVED26 #r DR24 #t RESERVED27 #v DR25 #x RESERVED28 #z DR26 #| RESERVED29 #~ DR27 # RESERVED30 # DR28 # RESERVED31 # DR29 # RESERVED32 # DR30 # RESERVED33 # DR31 # RESERVED34 # DR32 # RESERVED35 # DR33 # RESERVED36 # DR34 # RESERVED37 # DR35 # RESERVED38 #¢ DR36 #¤ RESERVED39 #¦ DR37 #¨ RESERVED40 #ª DR38 #¬ RESERVED41 #® DR39 #° RESERVED42 #² DR40 #´ RESERVED43 #¶ DR41 #¸ RESERVED44 #º DR42 #¼ RESERVED45 #¾ PBKP_TypeDef *¡ TIR ÿ# TDTR ÿ# TDLR ÿ# TDHR ÿ# PCAN_TxMailBox_TypeDef í ©*ó RIR ÿ# RDTR ÿ# RDLR ÿ# RDHR ÿ# PCAN_FIFOMailBox_TypeDef ?µ*® FR1 ÿ# FR2 ÿ# PCAN_FilterRegister_TypeDef ¿*ß ° MCR ÿ# MSR ÿ# TSR ÿ# RF0R ÿ# RF1R ÿ# IER ÿ# ESR ÿ# BTR ÿ# » 0 W RESERVED0 0# Õ ! sTxMailBox L#ñ s sFIFOMailBox h#° 0 RESERVED1 #Ð FMR ÿ# FM1R ÿ# RESERVED2 0 # FS1R ÿ# RESERVED3 0 # FFA1R ÿ# RESERVED4 0 # FA1R ÿ#« 0 RESERVED5 # Æ ® sFilterRegister =#À PCAN_TypeDef Ñá*Ç! CFGR ÿ# OAR ÿ# PRES ÿ# ESR ÿ# CSR ÿ# TXD ÿ# RXD ÿ# PCEC_TypeDef sï*¥" DR ÿ# IDR %# RESERVED0 # RESERVED1 # CR ÿ# PCRC_TypeDef Ûü*ó#4 CR ÿ# SWTRIGR ÿ# DHR12R1 ÿ# DHR12L1 ÿ# DHR8R1 ÿ# DHR12R2 ÿ# DHR12L2 ÿ# DHR8R2 ÿ# DHR12RD ÿ# DHR12LD ÿ#$ DHR8RD ÿ#( DOR1 ÿ#, DOR2 ÿ#0 PDAC_TypeDef 9*¤$ IDCODE ÿ# CR ÿ# PDBGMCU_TypeDef *ð$ CCR ÿ# CNDTR ÿ# CPAR ÿ# CMAR ÿ# PDMA_Channel_TypeDef ;ª*¨% ISR ÿ# IFCR ÿ# PDMA_TypeDef °*±.Ø MACCR ÿ# MACFFR ÿ# MACHTHR ÿ# MACHTLR ÿ# MACMIIAR ÿ# MACMIIDR ÿ# MACFCR ÿ# MACVLANTR ÿ# Ä&0 RESERVED0 9# MACRWUFFR ÿ#( MACPMTCSR ÿ#,'0 RESERVED1 w#0 MACSR ÿ#8 MACIMR ÿ#< MACA0HR ÿ#@ MACA0LR ÿ#D MACA1HR ÿ#H MACA1LR ÿ#L MACA2HR ÿ#P MACA2LR ÿ#T MACA3HR ÿ#X MACA3LR ÿ#\±(0 ' RESERVED2 &#` MMCCR ÿ# MMCRIR ÿ# MMCTIR ÿ# MMCRIMR ÿ# MMCTIMR ÿ#)0 RESERVED3 # MMCTGFSCCR ÿ#Ì MMCTGFMSCCR ÿ#ÐÝ)0 RESERVED4 Ò#Ô MMCTGFCR ÿ#è*0 RESERVED5 #ì MMCRFCECR ÿ# MMCRFAECR ÿ#Ì*0 RESERVED6 A# MMCRGUFCR ÿ#Äü*0 Í RESERVED7 p#È PTPTSCR ÿ# PTPSSIR ÿ# PTPTSHR ÿ# PTPTSLR ÿ# PTPTSHUR ÿ# PTPTSLUR ÿ# PTPTSAR ÿ# PTPTTHR ÿ# PTPTTLR ÿ# ¬,0 ¶ RESERVED8 #¤ DMABMR ÿ# DMATPDR ÿ# DMARPDR ÿ# DMARDLAR ÿ# DMATDLAR ÿ# DMASR ÿ# DMAOMR ÿ# DMAIER ÿ# DMAMFBOCR ÿ# Ø-0 RESERVED9 Í#¤ DMACHTDR ÿ#È DMACHRDR ÿ#Ì DMACHTBAR ÿ#Ð DMACHRBAR ÿ#Ô PETH_TypeDef ¼÷*/ IMR ÿ# EMR ÿ# RTSR ÿ# FTSR ÿ# SWIER ÿ# PR ÿ# PEXTI_TypeDef E
*0$ ACR ÿ# KEYR ÿ# OPTKEYR ÿ# SR ÿ# CR ÿ# AR ÿ# RESERVED ÿ# OBR ÿ# WRPR ÿ# PFLASH_TypeDef ¤*1 RDP # USER # Data0 # Data1 # WRP0 # WRP1 #
|
WRP2 # WRP3 # POB_TypeDef *®*½1 °1ÿ BTCR §# PFSMC_Bank1_TypeDef £·*ò1 å1ÿ BWTR Ü# PFSMC_Bank1E_TypeDef ØÀ*ä2 PCR2 ÿ# SR2 ÿ# PMEM2 ÿ# PATT2 ÿ# RESERVED0 0 # ECCR2 ÿ# PFSMC_Bank2_TypeDef Î*Õ3 PCR3 ÿ# SR3 ÿ# PMEM3 ÿ# PATT3 ÿ# RESERVED0 0 # ECCR3 ÿ# PFSMC_Bank3_TypeDef Ü*²4 PCR4 ÿ# SR4 ÿ# PMEM4 ÿ# PATT4 ÿ# PIO4 ÿ# PFSMC_Bank4_TypeDef ðé*¡5 CRL ÿ# CRH ÿ# IDR ÿ# ODR ÿ# BSRR ÿ# BRR ÿ# LCKR ÿ# PGPIO_TypeDef Mø*6 EVCR ÿ# MAPR ÿ#Û5ÿ EXTICR Ò# RESERVED0 0 # MAPR2 ÿ# PAFIO_TypeDef ¶
*µ8$ CR1 # RESERVED0 # CR2 # RESERVED1 # OAR1 # RESERVED2 #
|
OAR2 # RESERVED3 # DR # RESERVED4 # SR1 # RESERVED5 # SR2 # RESERVED6 # CCR # RESERVED7 # TRISE # RESERVED8 #" PI2C_TypeDef *÷8 KR ÿ# PR ÿ# RLR ÿ# SR ÿ# PIWDG_TypeDef I ª*¦9 CR ÿ# CSR ÿ# PPWR_TypeDef ´*Ã:( CR ÿ# CFGR ÿ# CIR ÿ# APB2RSTR ÿ# APB1RSTR ÿ# AHBENR ÿ# APB2ENR ÿ# APB1ENR ÿ# BDCR ÿ# CSR ÿ#$ PRCC_TypeDef º Ð*=( CRH # RESERVED0 # CRL # RESERVED1 # PRLH # RESERVED2 #
|
PRLL # RESERVED3 # DIVH # RESERVED4 # DIVL # RESERVED5 # CNTH # RESERVED6 # CNTL # RESERVED7 # ALRH # RESERVED8 #" ALRL #$ RESERVED9 #& PRTC_TypeDef W ì*È? POWER ÿ# CLKCR ÿ# ARG ÿ# CMD ÿ# RESPCMD 7# RESP1 7# RESP2 7# RESP3 7# RESP4 7# DTIMER ÿ#$ DLEN ÿ#( DCTRL ÿ#, DCOUNT 7#0 STA 7#4 ICR ÿ#8 MASK ÿ#<þ>0 RESERVED0 s #@ FIFOCNT 7#H©?0 RESERVED1 #L FIFO ÿ# PSDIO_TypeDef ¤ *üA$ CR1 # RESERVED0 # CR2 # RESERVED1 # SR # RESERVED2 #
|
DR # RESERVED3 # CRCPR # RESERVED4 # RXCRCR # RESERVED5 # TXCRCR # RESERVED6 # I2SCFGR # RESERVED7 # I2SPR # RESERVED8 #" PSPI_TypeDef Ý ¢ *GP CR1 # RESERVED0 # CR2 # RESERVED1 # SMCR # RESERVED2 #
|
DIER # RESERVED3 # SR # RESERVED4 # EGR # RESERVED5 # CCMR1 # RESERVED6 # CCMR2 # RESERVED7 # CCER # RESERVED8 #" CNT #$ RESERVED9 #& PSC #( RESERVED10 #* ARR #, RESERVED11 #. RCR #0 RESERVED12 #2 CCR1 #4 RESERVED13 #6 CCR2 #8 RESERVED14 #: CCR3 #< RESERVED15 #> CCR4 #@ RESERVED16 #B BDTR #D RESERVED17 #F DCR #H RESERVED18 #J DMAR #L RESERVED19 #N PTIM_TypeDef !Ò *íH SR # RESERVED0 # DR # RESERVED1 # BRR # RESERVED2 #
|
CR1 # RESERVED3 # CR2 # RESERVED4 # CR3 # RESERVED5 # GTPR # RESERVED6 # PUSART_TypeDef #è *§I CR ÿ# CFR ÿ# SR ÿ# PWWDG_TypeDef $ó ¤ ..\USER\ ..\CORE\ C:\Keil\ARM\ARMCC\bin\..\include\ stm32f10x.h core_cm3.h system_stm32f10x.h stdint.h stm32f10x_conf.h 3__STM32F10x_H wHSE_VALUE ((uint32_t)8000000) HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) HSI_VALUE ((uint32_t)8000000) __STM32F10X_STDPERIPH_VERSION_MAIN (0x03) __STM32F10X_STDPERIPH_VERSION_SUB1 (0x05) __STM32F10X_STDPERIPH_VERSION_SUB2 (0x00) __STM32F10X_STDPERIPH_VERSION_RC (0x00) __STM32F10X_STDPERIPH_VERSION ( (__STM32F10X_STDPERIPH_VERSION_MAIN << 24) |(__STM32F10X_STDPERIPH_VERSION_SUB1 << 16) |(__STM32F10X_STDPERIPH_VERSION_SUB2 << 8) |(__STM32F10X_STDPERIPH_VERSION_RC)) __MPU_PRESENT 0 __NVIC_PRIO_BITS 4 ¡__Vendor_SysTickConfig 0 ÞßàIS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) HSEStartUp_TimeOut HSE_STARTUP_TIMEOUT HSE_Value HSE_VALUE HSI_Value HSI_VALUE þ FLASH_BASE ((uint32_t)0x08000000) ÿ SRAM_BASE ((uint32_t)0x20000000)
|
PERIPH_BASE ((uint32_t)0x40000000)
|
SRAM_BB_BASE ((uint32_t)0x22000000)
|
PERIPH_BB_BASE ((uint32_t)0x42000000)
|
FSMC_R_BASE ((uint32_t)0xA0000000)
|
APB1PERIPH_BASE PERIPH_BASE
|
APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
|
AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
|
TIM2_BASE (APB1PERIPH_BASE + 0x0000)
|
TIM3_BASE (APB1PERIPH_BASE + 0x0400)
|
TIM4_BASE (APB1PERIPH_BASE + 0x0800)
|
TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
|
TIM6_BASE (APB1PERIPH_BASE + 0x1000)
|
TIM7_BASE (APB1PERIPH_BASE + 0x1400)
|
TIM12_BASE (APB1PERIPH_BASE + 0x1800)
|
TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
|
TIM14_BASE (APB1PERIPH_BASE + 0x2000)
|
RTC_BASE (APB1PERIPH_BASE + 0x2800)
|
WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
|
IWDG_BASE (APB1PERIPH_BASE + 0x3000)
|
SPI2_BASE (APB1PERIPH_BASE + 0x3800)
|
SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
|
USART2_BASE (APB1PERIPH_BASE + 0x4400)
|
USART3_BASE (APB1PERIPH_BASE + 0x4800)
|
UART4_BASE (APB1PERIPH_BASE + 0x4C00)
|
UART5_BASE (APB1PERIPH_BASE + 0x5000)
|
I2C1_BASE (APB1PERIPH_BASE + 0x5400)
|
I2C2_BASE (APB1PERIPH_BASE + 0x5800)
|
CAN1_BASE (APB1PERIPH_BASE + 0x6400) ¡
|
CAN2_BASE (APB1PERIPH_BASE + 0x6800) ¢
|
BKP_BASE (APB1PERIPH_BASE + 0x6C00) £
|
PWR_BASE (APB1PERIPH_BASE + 0x7000) ¤
|
DAC_BASE (APB1PERIPH_BASE + 0x7400) ¥
|
CEC_BASE (APB1PERIPH_BASE + 0x7800) §
|
AFIO_BASE (APB2PERIPH_BASE + 0x0000) ¨
|
EXTI_BASE (APB2PERIPH_BASE + 0x0400) ©
|
GPIOA_BASE (APB2PERIPH_BASE + 0x0800) ª
|
GPIOB_BASE (APB2PERIPH_BASE + 0x0C00) «
|
GPIOC_BASE (APB2PERIPH_BASE + 0x1000) ¬
|
GPIOD_BASE (APB2PERIPH_BASE + 0x1400)
|
GPIOE_BASE (APB2PERIPH_BASE + 0x1800) ®
|
GPIOF_BASE (APB2PERIPH_BASE + 0x1C00) ¯
|
GPIOG_BASE (APB2PERIPH_BASE + 0x2000) °
|
ADC1_BASE (APB2PERIPH_BASE + 0x2400) ±
|
ADC2_BASE (APB2PERIPH_BASE + 0x2800) ²
|
TIM1_BASE (APB2PERIPH_BASE + 0x2C00) ³
|
SPI1_BASE (APB2PERIPH_BASE + 0x3000) ´
|
TIM8_BASE (APB2PERIPH_BASE + 0x3400) µ
|
USART1_BASE (APB2PERIPH_BASE + 0x3800) ¶
|
ADC3_BASE (APB2PERIPH_BASE + 0x3C00) ·
|
TIM15_BASE (APB2PERIPH_BASE + 0x4000) ¸
|
TIM16_BASE (APB2PERIPH_BASE + 0x4400) ¹
|
TIM17_BASE (APB2PERIPH_BASE + 0x4800) º
|
TIM9_BASE (APB2PERIPH_BASE + 0x4C00) »
|
TIM10_BASE (APB2PERIPH_BASE + 0x5000) ¼
|
TIM11_BASE (APB2PERIPH_BASE + 0x5400) ¾
|
SDIO_BASE (PERIPH_BASE + 0x18000) À
|
DMA1_BASE (AHBPERIPH_BASE + 0x0000) Á
|
DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) Â
|
DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C) Ã
|
DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030) Ä
|
DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044) Å
|
DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058) Æ
|
DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C) Ç
|
DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080) È
|
DMA2_BASE (AHBPERIPH_BASE + 0x0400) É
|
DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408) Ê
|
DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C) Ë
|
DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430) Ì
|
DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444) Í
|
DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458) Î
|
RCC_BASE (AHBPERIPH_BASE + 0x1000) Ï
|
CRC_BASE (AHBPERIPH_BASE + 0x3000) Ñ
|
FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) Ò
|
OB_BASE ((uint32_t)0x1FFFF800) Ô
|
ETH_BASE (AHBPERIPH_BASE + 0x8000) Õ
|
ETH_MAC_BASE (ETH_BASE) Ö
|
ETH_MMC_BASE (ETH_BASE + 0x0100) ×
|
ETH_PTP_BASE (ETH_BASE + 0x0700) Ø
|
ETH_DMA_BASE (ETH_BASE + 0x1000) Ú
|
FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000) Û
|
FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104) Ü
|
FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060) Ý
|
FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080) Þ
|
FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0) à
|
DBGMCU_BASE ((uint32_t)0xE0042000) ê
|
TIM2 ((TIM_TypeDef *) TIM2_BASE) ë
|
TIM3 ((TIM_TypeDef *) TIM3_BASE) ì
|
TIM4 ((TIM_TypeDef *) TIM4_BASE) í
|
TIM5 ((TIM_TypeDef *) TIM5_BASE) î
|
TIM6 ((TIM_TypeDef *) TIM6_BASE) ï
|
TIM7 ((TIM_TypeDef *) TIM7_BASE) ð
|
TIM12 ((TIM_TypeDef *) TIM12_BASE) ñ
|
TIM13 ((TIM_TypeDef *) TIM13_BASE) ò
|
TIM14 ((TIM_TypeDef *) TIM14_BASE) ó
|
RTC ((RTC_TypeDef *) RTC_BASE) ô
|
WWDG ((WWDG_TypeDef *) WWDG_BASE) õ
|
IWDG ((IWDG_TypeDef *) IWDG_BASE) ö
|
SPI2 ((SPI_TypeDef *) SPI2_BASE) ÷
|
SPI3 ((SPI_TypeDef *) SPI3_BASE) ø
|
USART2 ((USART_TypeDef *) USART2_BASE) ù
|
USART3 ((USART_TypeDef *) USART3_BASE) ú
|
UART4 ((USART_TypeDef *) UART4_BASE) û
|
UART5 ((USART_TypeDef *) UART5_BASE) ü
|
I2C1 ((I2C_TypeDef *) I2C1_BASE) ý
|
I2C2 ((I2C_TypeDef *) I2C2_BASE) þ
|
CAN1 ((CAN_TypeDef *) CAN1_BASE) ÿ
|
CAN2 ((CAN_TypeDef *) CAN2_BASE) BKP ((BKP_TypeDef *) BKP_BASE) PWR ((PWR_TypeDef *) PWR_BASE) DAC ((DAC_TypeDef *) DAC_BASE) CEC ((CEC_TypeDef *) CEC_BASE) AFIO ((AFIO_TypeDef *) AFIO_BASE)
EXTI ((EXTI_TypeDef *) EXTI_BASE) GPIOA ((GPIO_TypeDef *) GPIOA_BASE) GPIOB ((GPIO_TypeDef *) GPIOB_BASE) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) GPIOE ((GPIO_TypeDef *) GPIOE_BASE) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) ADC1 ((ADC_TypeDef *) ADC1_BASE) ADC2 ((ADC_TypeDef *) ADC2_BASE) TIM1 ((TIM_TypeDef *) TIM1_BASE) SPI1 ((SPI_TypeDef *) SPI1_BASE) TIM8 ((TIM_TypeDef *) TIM8_BASE) USART1 ((USART_TypeDef *) USART1_BASE) ADC3 ((ADC_TypeDef *) ADC3_BASE) TIM15 ((TIM_TypeDef *) TIM15_BASE) TIM16 ((TIM_TypeDef *) TIM16_BASE) TIM17 ((TIM_TypeDef *) TIM17_BASE) TIM9 ((TIM_TypeDef *) TIM9_BASE) TIM10 ((TIM_TypeDef *) TIM10_BASE) TIM11 ((TIM_TypeDef *) TIM11_BASE) SDIO ((SDIO_TypeDef *) SDIO_BASE) DMA1 ((DMA_TypeDef *) DMA1_BASE) DMA2 ((DMA_TypeDef *) DMA2_BASE) DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) ¡ DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) ¢ DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) £ DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) ¤ DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) ¥ DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) ¦ DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) § DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) ¨ DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) © RCC ((RCC_TypeDef *) RCC_BASE) ª CRC ((CRC_TypeDef *) CRC_BASE) « FLASH ((FLASH_TypeDef *) FLASH_R_BASE) ¬ OB ((OB_TypeDef *) OB_BASE) ETH ((ETH_TypeDef *) ETH_BASE) ® FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE) ¯ FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE) ° FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE) ± FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE) ² FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE) ³ DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) Ì CRC_DR_DR ((uint32_t)0xFFFFFFFF) Ð CRC_IDR_IDR ((uint8_t)0xFF) Ô CRC_CR_RESET ((uint8_t)0x01) Ý PWR_CR_LPDS ((uint16_t)0x0001) Þ PWR_CR_PDDS ((uint16_t)0x0002) ß PWR_CR_CWUF ((uint16_t)0x0004) à PWR_CR_CSBF ((uint16_t)0x0008) á PWR_CR_PVDE ((uint16_t)0x0010) ã PWR_CR_PLS ((uint16_t)0x00E0) ä PWR_CR_PLS_0 ((uint16_t)0x0020) å PWR_CR_PLS_1 ((uint16_t)0x0040) æ PWR_CR_PLS_2 ((uint16_t)0x0080) é PWR_CR_PLS_2V2 ((uint16_t)0x0000) ê PWR_CR_PLS_2V3 ((uint16_t)0x0020) ë PWR_CR_PLS_2V4 ((uint16_t)0x0040) ì PWR_CR_PLS_2V5 ((uint16_t)0x0060) í PWR_CR_PLS_2V6 ((uint16_t)0x0080) î PWR_CR_PLS_2V7 ((uint16_t)0x00A0) ï PWR_CR_PLS_2V8 ((uint16_t)0x00C0) ð PWR_CR_PLS_2V9 ((uint16_t)0x00E0) ò PWR_CR_DBP ((uint16_t)0x0100) ö PWR_CSR_WUF ((uint16_t)0x0001) ÷ PWR_CSR_SBF ((uint16_t)0x0002) ø PWR_CSR_PVDO ((uint16_t)0x0004) ù PWR_CSR_EWUP ((uint16_t)0x0100) BKP_DR1_D ((uint16_t)0xFFFF)
BKP_DR2_D ((uint16_t)0xFFFF) BKP_DR3_D ((uint16_t)0xFFFF) BKP_DR4_D ((uint16_t)0xFFFF) BKP_DR5_D ((uint16_t)0xFFFF) BKP_DR6_D ((uint16_t)0xFFFF) BKP_DR7_D ((uint16_t)0xFFFF) BKP_DR8_D ((uint16_t)0xFFFF) BKP_DR9_D ((uint16_t)0xFFFF) BKP_DR10_D ((uint16_t)0xFFFF) BKP_DR11_D ((uint16_t)0xFFFF) £ BKP_DR12_D ((uint16_t)0xFFFF) ¦ BKP_DR13_D ((uint16_t)0xFFFF) © BKP_DR14_D ((uint16_t)0xFFFF) ¬ BKP_DR15_D ((uint16_t)0xFFFF) ¯ BKP_DR16_D ((uint16_t)0xFFFF) ² BKP_DR17_D ((uint16_t)0xFFFF) µ BKP_DR18_D ((uint16_t)0xFFFF) ¸ BKP_DR19_D ((uint16_t)0xFFFF) » BKP_DR20_D ((uint16_t)0xFFFF) ¾ BKP_DR21_D ((uint16_t)0xFFFF) Á BKP_DR22_D ((uint16_t)0xFFFF) Ä BKP_DR23_D ((uint16_t)0xFFFF) Ç BKP_DR24_D ((uint16_t)0xFFFF) Ê BKP_DR25_D ((uint16_t)0xFFFF) Í BKP_DR26_D ((uint16_t)0xFFFF) Ð BKP_DR27_D ((uint16_t)0xFFFF) Ó BKP_DR28_D ((uint16_t)0xFFFF) Ö BKP_DR29_D ((uint16_t)0xFFFF) Ù BKP_DR30_D ((uint16_t)0xFFFF) Ü BKP_DR31_D ((uint16_t)0xFFFF) ß BKP_DR32_D ((uint16_t)0xFFFF) â BKP_DR33_D ((uint16_t)0xFFFF) å BKP_DR34_D ((uint16_t)0xFFFF) è BKP_DR35_D ((uint16_t)0xFFFF) ë BKP_DR36_D ((uint16_t)0xFFFF) î BKP_DR37_D ((uint16_t)0xFFFF) ñ BKP_DR38_D ((uint16_t)0xFFFF) ô BKP_DR39_D ((uint16_t)0xFFFF) ÷ BKP_DR40_D ((uint16_t)0xFFFF) ú BKP_DR41_D ((uint16_t)0xFFFF) ý BKP_DR42_D ((uint16_t)0xFFFF) BKP_RTCCR_CAL ((uint16_t)0x007F) BKP_RTCCR_CCO ((uint16_t)0x0080) BKP_RTCCR_ASOE ((uint16_t)0x0100) BKP_RTCCR_ASOS ((uint16_t)0x0200) BKP_CR_TPE ((uint8_t)0x01) BKP_CR_TPAL ((uint8_t)0x02) BKP_CSR_CTE ((uint16_t)0x0001) BKP_CSR_CTI ((uint16_t)0x0002) BKP_CSR_TPIE ((uint16_t)0x0004) BKP_CSR_TEF ((uint16_t)0x0100) BKP_CSR_TIF ((uint16_t)0x0200) RCC_CR_HSION ((uint32_t)0x00000001) RCC_CR_HSIRDY ((uint32_t)0x00000002) RCC_CR_HSITRIM ((uint32_t)0x000000F8) RCC_CR_HSICAL ((uint32_t)0x0000FF00) RCC_CR_HSEON ((uint32_t)0x00010000) RCC_CR_HSERDY ((uint32_t)0x00020000) RCC_CR_HSEBYP ((uint32_t)0x00040000) RCC_CR_CSSON ((uint32_t)0x00080000) RCC_CR_PLLON ((uint32_t)0x01000000) RCC_CR_PLLRDY ((uint32_t)0x02000000) « RCC_CFGR_SW ((uint32_t)0x00000003) ¬ RCC_CFGR_SW_0 ((uint32_t)0x00000001) RCC_CFGR_SW_1 ((uint32_t)0x00000002) ¯ RCC_CFGR_SW_HSI ((uint32_t)0x00000000) ° RCC_CFGR_SW_HSE ((uint32_t)0x00000001) ± RCC_CFGR_SW_PLL ((uint32_t)0x00000002) ´ RCC_CFGR_SWS ((uint32_t)0x0000000C) µ RCC_CFGR_SWS_0 ((uint32_t)0x00000004) ¶ RCC_CFGR_SWS_1 ((uint32_t)0x00000008) ¸ RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) ¹ RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) º RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) ½ RCC_CFGR_HPRE ((uint32_t)0x000000F0) ¾ RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) ¿ RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) À RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) Á RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) Ã RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) Ä RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) Å RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) Æ RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) Ç RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) È RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) É RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) Ê RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) Ë RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) Î RCC_CFGR_PPRE1 ((uint32_t)0x00000700) Ï RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) Ð RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) Ñ RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) Ó RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) Ô RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) Õ RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) Ö RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) × RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) Ú RCC_CFGR_PPRE2 ((uint32_t)0x00003800) Û RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) Ü RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) Ý RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) ß RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) à RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) á RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) â RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) ã RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) æ RCC_CFGR_ADCPRE ((uint32_t)0x0000C000) ç RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000) è RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000) ê RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) ë RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) ì RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) í RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) ï RCC_CFGR_PLLSRC ((uint32_t)0x00010000) ñ RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) ô RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) õ RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) ö RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) ÷ RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) ø RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) ¾RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) ¿RCC_CFGR_PLLSRC_HSE ((uint32_t)0x00010000) ÁRCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) ÂRCC_CFGR_PLLXTPRE_HSE_Div2 ((uint32_t)0x00020000) ÄRCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) ÅRCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) ÆRCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) ÇRCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) ÈRCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) ÉRCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) ÊRCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) ËRCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) ÌRCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) ÍRCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) ÎRCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) ÏRCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) ÐRCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) ÑRCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) ÒRCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) ÓRCC_CFGR_USBPRE ((uint32_t)0x00400000) ÖRCC_CFGR_MCO ((uint32_t)0x07000000) ×RCC_CFGR_MCO_0 ((uint32_t)0x01000000) ØRCC_CFGR_MCO_1 ((uint32_t)0x02000000) ÙRCC_CFGR_MCO_2 ((uint32_t)0x04000000) ÛRCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) ÜRCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) ÝRCC_CFGR_MCO_HSI ((uint32_t)0x05000000) ÞRCC_CFGR_MCO_HSE ((uint32_t)0x06000000) ßRCC_CFGR_MCO_PLL ((uint32_t)0x07000000) ãRCC_CIR_LSIRDYF ((uint32_t)0x00000001) äRCC_CIR_LSERDYF ((uint32_t)0x00000002) åRCC_CIR_HSIRDYF ((uint32_t)0x00000004) æRCC_CIR_HSERDYF ((uint32_t)0x00000008) çRCC_CIR_PLLRDYF ((uint32_t)0x00000010) èRCC_CIR_CSSF ((uint32_t)0x00000080) éRCC_CIR_LSIRDYIE ((uint32_t)0x00000100) êRCC_CIR_LSERDYIE ((uint32_t)0x00000200) ëRCC_CIR_HSIRDYIE ((uint32_t)0x00000400) ìRCC_CIR_HSERDYIE ((uint32_t)0x00000800) íRCC_CIR_PLLRDYIE ((uint32_t)0x00001000) îRCC_CIR_LSIRDYC ((uint32_t)0x00010000) ïRCC_CIR_LSERDYC ((uint32_t)0x00020000) ðRCC_CIR_HSIRDYC ((uint32_t)0x00040000) ñRCC_CIR_HSERDYC ((uint32_t)0x00080000) òRCC_CIR_PLLRDYC ((uint32_t)0x00100000) óRCC_CIR_CSSC ((uint32_t)0x00800000) ÿRCC_APB2RSTR_AFIORST ((uint32_t)0x00000001) RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004) RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008) RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010) RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020) RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) RCC_APB2RSTR_ADC2RST ((uint32_t)0x00000400) RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) RCC_APB2RSTR_IOPERST ((uint32_t)0x00000040) RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) RCC_APB2RSTR_TIM8RST ((uint32_t)0x00002000) RCC_APB2RSTR_ADC3RST ((uint32_t)0x00008000) «RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) ¬RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) ®RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) ¯RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) ²RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000) µRCC_APB1RSTR_BKPRST ((uint32_t)0x08000000) ¶RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) ¹RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004) ºRCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) »RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) ¼RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000) ÀRCC_APB1RSTR_USBRST ((uint32_t)0x00800000) ÄRCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) ÅRCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) ÆRCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) ÇRCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) ÈRCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) ÉRCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) ÊRCC_APB1RSTR_DACRST ((uint32_t)0x20000000) éRCC_AHBENR_DMA1EN ((uint16_t)0x0001) êRCC_AHBENR_SRAMEN ((uint16_t)0x0004) ëRCC_AHBENR_FLITFEN ((uint16_t)0x0010) ìRCC_AHBENR_CRCEN ((uint16_t)0x0040) ïRCC_AHBENR_DMA2EN ((uint16_t)0x0002) óRCC_AHBENR_FSMCEN ((uint16_t)0x0100) ôRCC_AHBENR_SDIOEN ((uint16_t)0x0400) RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001) RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004)
RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008) RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010) RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020) RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) RCC_APB2ENR_ADC2EN ((uint32_t)0x00000400) RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) RCC_APB2ENR_IOPEEN ((uint32_t)0x00000040) RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) RCC_APB2ENR_TIM8EN ((uint32_t)0x00002000) RCC_APB2ENR_ADC3EN ((uint32_t)0x00008000) ¯RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) °RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) ±RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) ²RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) ³RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) ¶RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000) ¹RCC_APB1ENR_BKPEN ((uint32_t)0x08000000) ºRCC_APB1ENR_PWREN ((uint32_t)0x10000000) ½RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004) ¾RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) ¿RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) ÀRCC_APB1ENR_I2C2EN ((uint32_t)0x00400000) ÄRCC_APB1ENR_USBEN ((uint32_t)0x00800000) ÈRCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) ÉRCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) ÊRCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) ËRCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) ÌRCC_APB1ENR_UART4EN ((uint32_t)0x00080000) ÍRCC_APB1ENR_UART5EN ((uint32_t)0x00100000) ÎRCC_APB1ENR_DACEN ((uint32_t)0x20000000) íRCC_BDCR_LSEON ((uint32_t)0x00000001) îRCC_BDCR_LSERDY ((uint32_t)0x00000002) ïRCC_BDCR_LSEBYP ((uint32_t)0x00000004) ñRCC_BDCR_RTCSEL ((uint32_t)0x00000300) òRCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) óRCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) öRCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) ÷RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) øRCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) ùRCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) ûRCC_BDCR_RTCEN ((uint32_t)0x00008000) üRCC_BDCR_BDRST ((uint32_t)0x00010000) ÿRCC_CSR_LSION ((uint32_t)0x00000001) RCC_CSR_LSIRDY ((uint32_t)0x00000002) RCC_CSR_RMVF ((uint32_t)0x01000000) RCC_CSR_PINRSTF ((uint32_t)0x04000000) RCC_CSR_PORRSTF ((uint32_t)0x08000000) RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) GPIO_CRL_MODE ((uint32_t)0x33333333) GPIO_CRL_MODE0 ((uint32_t)0x00000003) GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) GPIO_CRL_MODE1 ((uint32_t)0x00000030) GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) GPIO_CRL_MODE2 ((uint32_t)0x00000300) GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) GPIO_CRL_MODE3 ((uint32_t)0x00003000) GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) GPIO_CRL_MODE4 ((uint32_t)0x00030000) GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) GPIO_CRL_MODE5 ((uint32_t)0x00300000) ¡GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) ¢GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) ¤GPIO_CRL_MODE6 ((uint32_t)0x03000000) ¥GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) ¦GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) ¨GPIO_CRL_MODE7 ((uint32_t)0x30000000) ©GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) ªGPIO_CRL_MODE7_1 ((uint32_t)0x20000000) ¬GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) ®GPIO_CRL_CNF0 ((uint32_t)0x0000000C) ¯GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) °GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) ²GPIO_CRL_CNF1 ((uint32_t)0x000000C0) ³GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) ´GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) ¶GPIO_CRL_CNF2 ((uint32_t)0x00000C00) ·GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) ¸GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) ºGPIO_CRL_CNF3 ((uint32_t)0x0000C000) »GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) ¼GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) ¾GPIO_CRL_CNF4 ((uint32_t)0x000C0000) ¿GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) ÀGPIO_CRL_CNF4_1 ((uint32_t)0x00080000) ÂGPIO_CRL_CNF5 ((uint32_t)0x00C00000) ÃGPIO_CRL_CNF5_0 ((uint32_t)0x00400000) ÄGPIO_CRL_CNF5_1 ((uint32_t)0x00800000) ÆGPIO_CRL_CNF6 ((uint32_t)0x0C000000) ÇGPIO_CRL_CNF6_0 ((uint32_t)0x04000000) ÈGPIO_CRL_CNF6_1 ((uint32_t)0x08000000) ÊGPIO_CRL_CNF7 ((uint32_t)0xC0000000) ËGPIO_CRL_CNF7_0 ((uint32_t)0x40000000) ÌGPIO_CRL_CNF7_1 ((uint32_t)0x80000000) ÏGPIO_CRH_MODE ((uint32_t)0x33333333) ÑGPIO_CRH_MODE8 ((uint32_t)0x00000003) ÒGPIO_CRH_MODE8_0 ((uint32_t)0x00000001) ÓGPIO_CRH_MODE8_1 ((uint32_t)0x00000002) ÕGPIO_CRH_MODE9 ((uint32_t)0x00000030) ÖGPIO_CRH_MODE9_0 ((uint32_t)0x00000010) ×GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) ÙGPIO_CRH_MODE10 ((uint32_t)0x00000300) ÚGPIO_CRH_MODE10_0 ((uint32_t)0x00000100) ÛGPIO_CRH_MODE10_1 ((uint32_t)0x00000200) ÝGPIO_CRH_MODE11 ((uint32_t)0x00003000) ÞGPIO_CRH_MODE11_0 ((uint32_t)0x00001000) ßGPIO_CRH_MODE11_1 ((uint32_t)0x00002000) áGPIO_CRH_MODE12 ((uint32_t)0x00030000) âGPIO_CRH_MODE12_0 ((uint32_t)0x00010000) ãGPIO_CRH_MODE12_1 ((uint32_t)0x00020000) åGPIO_CRH_MODE13 ((uint32_t)0x00300000) æGPIO_CRH_MODE13_0 ((uint32_t)0x00100000) çGPIO_CRH_MODE13_1 ((uint32_t)0x00200000) éGPIO_CRH_MODE14 ((uint32_t)0x03000000) êGPIO_CRH_MODE14_0 ((uint32_t)0x01000000) ëGPIO_CRH_MODE14_1 ((uint32_t)0x02000000) íGPIO_CRH_MODE15 ((uint32_t)0x30000000) îGPIO_CRH_MODE15_0 ((uint32_t)0x10000000) ïGPIO_CRH_MODE15_1 ((uint32_t)0x20000000) ñGPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) óGPIO_CRH_CNF8 ((uint32_t)0x0000000C) ôGPIO_CRH_CNF8_0 ((uint32_t)0x00000004) õGPIO_CRH_CNF8_1 ((uint32_t)0x00000008) ÷GPIO_CRH_CNF9 ((uint32_t)0x000000C0) øGPIO_CRH_CNF9_0 ((uint32_t)0x00000040) ùGPIO_CRH_CNF9_1 ((uint32_t)0x00000080) ûGPIO_CRH_CNF10 ((uint32_t)0x00000C00) üGPIO_CRH_CNF10_0 ((uint32_t)0x00000400) ýGPIO_CRH_CNF10_1 ((uint32_t)0x00000800) ÿGPIO_CRH_CNF11 ((uint32_t)0x0000C000) GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) GPIO_CRH_CNF12 ((uint32_t)0x000C0000) GPIO_CRH_CNF12_0 ((uint32_t)0x00040000)
GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) GPIO_CRH_CNF13 ((uint32_t)0x00C00000) GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) GPIO_CRH_CNF14 ((uint32_t)0x0C000000) GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) GPIO_CRH_CNF15 ((uint32_t)0xC0000000) GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) GPIO_IDR_IDR0 ((uint16_t)0x0001) GPIO_IDR_IDR1 ((uint16_t)0x0002) GPIO_IDR_IDR2 ((uint16_t)0x0004) GPIO_IDR_IDR3 ((uint16_t)0x0008) GPIO_IDR_IDR4 ((uint16_t)0x0010) GPIO_IDR_IDR5 ((uint16_t)0x0020) GPIO_IDR_IDR6 ((uint16_t)0x0040) GPIO_IDR_IDR7 ((uint16_t)0x0080) GPIO_IDR_IDR8 ((uint16_t)0x0100) GPIO_IDR_IDR9 ((uint16_t)0x0200) GPIO_IDR_IDR10 ((uint16_t)0x0400) GPIO_IDR_IDR11 ((uint16_t)0x0800) GPIO_IDR_IDR12 ((uint16_t)0x1000) ¡GPIO_IDR_IDR13 ((uint16_t)0x2000) ¢GPIO_IDR_IDR14 ((uint16_t)0x4000) £GPIO_IDR_IDR15 ((uint16_t)0x8000) ¦GPIO_ODR_ODR0 ((uint16_t)0x0001) §GPIO_ODR_ODR1 ((uint16_t)0x0002) ¨GPIO_ODR_ODR2 ((uint16_t)0x0004) ©GPIO_ODR_ODR3 ((uint16_t)0x0008) ªGPIO_ODR_ODR4 ((uint16_t)0x0010) «GPIO_ODR_ODR5 ((uint16_t)0x0020) ¬GPIO_ODR_ODR6 ((uint16_t)0x0040) GPIO_ODR_ODR7 ((uint16_t)0x0080) ®GPIO_ODR_ODR8 ((uint16_t)0x0100) ¯GPIO_ODR_ODR9 ((uint16_t)0x0200) °GPIO_ODR_ODR10 ((uint16_t)0x0400) ±GPIO_ODR_ODR11 ((uint16_t)0x0800) ²GPIO_ODR_ODR12 ((uint16_t)0x1000) ³GPIO_ODR_ODR13 ((uint16_t)0x2000) ´GPIO_ODR_ODR14 ((uint16_t)0x4000) µGPIO_ODR_ODR15 ((uint16_t)0x8000) ¸GPIO_BSRR_BS0 ((uint32_t)0x00000001) ¹GPIO_BSRR_BS1 ((uint32_t)0x00000002) ºGPIO_BSRR_BS2 ((uint32_t)0x00000004) »GPIO_BSRR_BS3 ((uint32_t)0x00000008) ¼GPIO_BSRR_BS4 ((uint32_t)0x00000010) ½GPIO_BSRR_BS5 ((uint32_t)0x00000020) ¾GPIO_BSRR_BS6 ((uint32_t)0x00000040) ¿GPIO_BSRR_BS7 ((uint32_t)0x00000080) ÀGPIO_BSRR_BS8 ((uint32_t)0x00000100) ÁGPIO_BSRR_BS9 ((uint32_t)0x00000200) ÂGPIO_BSRR_BS10 ((uint32_t)0x00000400) ÃGPIO_BSRR_BS11 ((uint32_t)0x00000800) ÄGPIO_BSRR_BS12 ((uint32_t)0x00001000) ÅGPIO_BSRR_BS13 ((uint32_t)0x00002000) ÆGPIO_BSRR_BS14 ((uint32_t)0x00004000) ÇGPIO_BSRR_BS15 ((uint32_t)0x00008000) ÉGPIO_BSRR_BR0 ((uint32_t)0x00010000) ÊGPIO_BSRR_BR1 ((uint32_t)0x00020000) ËGPIO_BSRR_BR2 ((uint32_t)0x00040000) ÌGPIO_BSRR_BR3 ((uint32_t)0x00080000) ÍGPIO_BSRR_BR4 ((uint32_t)0x00100000) ÎGPIO_BSRR_BR5 ((uint32_t)0x00200000) ÏGPIO_BSRR_BR6 ((uint32_t)0x00400000) ÐGPIO_BSRR_BR7 ((uint32_t)0x00800000) ÑGPIO_BSRR_BR8 ((uint32_t)0x01000000) ÒGPIO_BSRR_BR9 ((uint32_t)0x02000000) ÓGPIO_BSRR_BR10 ((uint32_t)0x04000000) ÔGPIO_BSRR_BR11 ((uint32_t)0x08000000) ÕGPIO_BSRR_BR12 ((uint32_t)0x10000000) ÖGPIO_BSRR_BR13 ((uint32_t)0x20000000) ×GPIO_BSRR_BR14 ((uint32_t)0x40000000) ØGPIO_BSRR_BR15 ((uint32_t)0x80000000) ÛGPIO_BRR_BR0 ((uint16_t)0x0001) ÜGPIO_BRR_BR1 ((uint16_t)0x0002) ÝGPIO_BRR_BR2 ((uint16_t)0x0004) ÞGPIO_BRR_BR3 ((uint16_t)0x0008) ßGPIO_BRR_BR4 ((uint16_t)0x0010) àGPIO_BRR_BR5 ((uint16_t)0x0020) áGPIO_BRR_BR6 ((uint16_t)0x0040) âGPIO_BRR_BR7 ((uint16_t)0x0080) ãGPIO_BRR_BR8 ((uint16_t)0x0100) äGPIO_BRR_BR9 ((uint16_t)0x0200) åGPIO_BRR_BR10 ((uint16_t)0x0400) æGPIO_BRR_BR11 ((uint16_t)0x0800) çGPIO_BRR_BR12 ((uint16_t)0x1000) èGPIO_BRR_BR13 ((uint16_t)0x2000) éGPIO_BRR_BR14 ((uint16_t)0x4000) êGPIO_BRR_BR15 ((uint16_t)0x8000) íGPIO_LCKR_LCK0 ((uint32_t)0x00000001) îGPIO_LCKR_LCK1 ((uint32_t)0x00000002) ïGPIO_LCKR_LCK2 ((uint32_t)0x00000004) ðGPIO_LCKR_LCK3 ((uint32_t)0x00000008) ñGPIO_LCKR_LCK4 ((uint32_t)0x00000010) òGPIO_LCKR_LCK5 ((uint32_t)0x00000020) óGPIO_LCKR_LCK6 ((uint32_t)0x00000040) ôGPIO_LCKR_LCK7 ((uint32_t)0x00000080) õGPIO_LCKR_LCK8 ((uint32_t)0x00000100) öGPIO_LCKR_LCK9 ((uint32_t)0x00000200) ÷GPIO_LCKR_LCK10 ((uint32_t)0x00000400) øGPIO_LCKR_LCK11 ((uint32_t)0x00000800) ùGPIO_LCKR_LCK12 ((uint32_t)0x00001000) úGPIO_LCKR_LCK13 ((uint32_t)0x00002000) ûGPIO_LCKR_LCK14 ((uint32_t)0x00004000) üGPIO_LCKR_LCK15 ((uint32_t)0x00008000) ýGPIO_LCKR_LCKK ((uint32_t)0x00010000) AFIO_EVCR_PIN ((uint8_t)0x0F) AFIO_EVCR_PIN_0 ((uint8_t)0x01) AFIO_EVCR_PIN_1 ((uint8_t)0x02)
AFIO_EVCR_PIN_2 ((uint8_t)0x04) AFIO_EVCR_PIN_3 ((uint8_t)0x08) AFIO_EVCR_PIN_PX0 ((uint8_t)0x00) AFIO_EVCR_PIN_PX1 ((uint8_t)0x01) AFIO_EVCR_PIN_PX2 ((uint8_t)0x02) AFIO_EVCR_PIN_PX3 ((uint8_t)0x03) AFIO_EVCR_PIN_PX4 ((uint8_t)0x04) AFIO_EVCR_PIN_PX5 ((uint8_t)0x05) AFIO_EVCR_PIN_PX6 ((uint8_t)0x06) AFIO_EVCR_PIN_PX7 ((uint8_t)0x07) AFIO_EVCR_PIN_PX8 ((uint8_t)0x08) AFIO_EVCR_PIN_PX9 ((uint8_t)0x09) AFIO_EVCR_PIN_PX10 ((uint8_t)0x0A) AFIO_EVCR_PIN_PX11 ((uint8_t)0x0B) AFIO_EVCR_PIN_PX12 ((uint8_t)0x0C) AFIO_EVCR_PIN_PX13 ((uint8_t)0x0D) AFIO_EVCR_PIN_PX14 ((uint8_t)0x0E) AFIO_EVCR_PIN_PX15 ((uint8_t)0x0F) AFIO_EVCR_PORT ((uint8_t)0x70) AFIO_EVCR_PORT_0 ((uint8_t)0x10) AFIO_EVCR_PORT_1 ((uint8_t)0x20) AFIO_EVCR_PORT_2 ((uint8_t)0x40) AFIO_EVCR_PORT_PA ((uint8_t)0x00) ¡AFIO_EVCR_PORT_PB ((uint8_t)0x10) ¢AFIO_EVCR_PORT_PC ((uint8_t)0x20) £AFIO_EVCR_PORT_PD ((uint8_t)0x30) ¤AFIO_EVCR_PORT_PE ((uint8_t)0x40) ¦AFIO_EVCR_EVOE ((uint8_t)0x80) ©AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001) ªAFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002) «AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004) ¬AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008) ®AFIO_MAPR_USART3_REMAP ((uint32_t)0x00000030) ¯AFIO_MAPR_USART3_REMAP_0 ((uint32_t)0x00000010) °AFIO_MAPR_USART3_REMAP_1 ((uint32_t)0x00000020) ³AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000) ´AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((uint32_t)0x00000010) µAFIO_MAPR_USART3_REMAP_FULLREMAP ((uint32_t)0x00000030) ·AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0) ¸AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040) ¹AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080) ¼AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) ½AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040) ¾AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0) ÀAFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300) ÁAFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100) ÂAFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200) ÅAFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) ÆAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100) ÇAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200) ÈAFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300) ÊAFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00) ËAFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400) ÌAFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800) ÏAFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) ÐAFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800) ÑAFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00) ÓAFIO_MAPR_TIM4_REMAP ((uint32_t)0x00001000) ÕAFIO_MAPR_CAN_REMAP ((uint32_t)0x00006000) ÖAFIO_MAPR_CAN_REMAP_0 ((uint32_t)0x00002000) ×AFIO_MAPR_CAN_REMAP_1 ((uint32_t)0x00004000) ÚAFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000) ÛAFIO_MAPR_CAN_REMAP_REMAP2 ((uint32_t)0x00004000) ÜAFIO_MAPR_CAN_REMAP_REMAP3 ((uint32_t)0x00006000) ÞAFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000) ßAFIO_MAPR_TIM5CH4_IREMAP ((uint32_t)0x00010000) àAFIO_MAPR_ADC1_ETRGINJ_REMAP ((uint32_t)0x00020000) áAFIO_MAPR_ADC1_ETRGREG_REMAP ((uint32_t)0x00040000) âAFIO_MAPR_ADC2_ETRGINJ_REMAP ((uint32_t)0x00080000) ãAFIO_MAPR_ADC2_ETRGREG_REMAP ((uint32_t)0x00100000) æAFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000) çAFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000) èAFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000) éAFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000) ëAFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) ìAFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000) íAFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000) îAFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000)
AFIO_EXTICR1_EXTI0 ((uint16_t)0x000F) AFIO_EXTICR1_EXTI1 ((uint16_t)0x00F0) AFIO_EXTICR1_EXTI2 ((uint16_t)0x0F00) AFIO_EXTICR1_EXTI3 ((uint16_t)0xF000) AFIO_EXTICR1_EXTI0_PA ((uint16_t)0x0000) AFIO_EXTICR1_EXTI0_PB ((uint16_t)0x0001) AFIO_EXTICR1_EXTI0_PC ((uint16_t)0x0002) AFIO_EXTICR1_EXTI0_PD ((uint16_t)0x0003) AFIO_EXTICR1_EXTI0_PE ((uint16_t)0x0004) AFIO_EXTICR1_EXTI0_PF ((uint16_t)0x0005) AFIO_EXTICR1_EXTI0_PG ((uint16_t)0x0006) AFIO_EXTICR1_EXTI1_PA ((uint16_t)0x0000) AFIO_EXTICR1_EXTI1_PB ((uint16_t)0x0010) AFIO_EXTICR1_EXTI1_PC ((uint16_t)0x0020) AFIO_EXTICR1_EXTI1_PD ((uint16_t)0x0030) AFIO_EXTICR1_EXTI1_PE ((uint16_t)0x0040) AFIO_EXTICR1_EXTI1_PF ((uint16_t)0x0050) AFIO_EXTICR1_EXTI1_PG ((uint16_t)0x0060) AFIO_EXTICR1_EXTI2_PA ((uint16_t)0x0000) AFIO_EXTICR1_EXTI2_PB ((uint16_t)0x0100) AFIO_EXTICR1_EXTI2_PC ((uint16_t)0x0200) AFIO_EXTICR1_EXTI2_PD ((uint16_t)0x0300) ¡AFIO_EXTICR1_EXTI2_PE ((uint16_t)0x0400) ¢AFIO_EXTICR1_EXTI2_PF ((uint16_t)0x0500) £AFIO_EXTICR1_EXTI2_PG ((uint16_t)0x0600) ¦AFIO_EXTICR1_EXTI3_PA ((uint16_t)0x0000) §AFIO_EXTICR1_EXTI3_PB ((uint16_t)0x1000) ¨AFIO_EXTICR1_EXTI3_PC ((uint16_t)0x2000) ©AFIO_EXTICR1_EXTI3_PD ((uint16_t)0x3000) ªAFIO_EXTICR1_EXTI3_PE ((uint16_t)0x4000) «AFIO_EXTICR1_EXTI3_PF ((uint16_t)0x5000) ¬AFIO_EXTICR1_EXTI3_PG ((uint16_t)0x6000) ¯AFIO_EXTICR2_EXTI4 ((uint16_t)0x000F) °AFIO_EXTICR2_EXTI5 ((uint16_t)0x00F0) ±AFIO_EXTICR2_EXTI6 ((uint16_t)0x0F00) ²AFIO_EXTICR2_EXTI7 ((uint16_t)0xF000) µAFIO_EXTICR2_EXTI4_PA ((uint16_t)0x0000) ¶AFIO_EXTICR2_EXTI4_PB ((uint16_t)0x0001) ·AFIO_EXTICR2_EXTI4_PC ((uint16_t)0x0002) ¸AFIO_EXTICR2_EXTI4_PD ((uint16_t)0x0003) ¹AFIO_EXTICR2_EXTI4_PE ((uint16_t)0x0004) ºAFIO_EXTICR2_EXTI4_PF ((uint16_t)0x0005) »AFIO_EXTICR2_EXTI4_PG ((uint16_t)0x0006) ¾AFIO_EXTICR2_EXTI5_PA ((uint16_t)0x0000) ¿AFIO_EXTICR2_EXTI5_PB ((uint16_t)0x0010) ÀAFIO_EXTICR2_EXTI5_PC ((uint16_t)0x0020) ÁAFIO_EXTICR2_EXTI5_PD ((uint16_t)0x0030) ÂAFIO_EXTICR2_EXTI5_PE ((uint16_t)0x0040) ÃAFIO_EXTICR2_EXTI5_PF ((uint16_t)0x0050) ÄAFIO_EXTICR2_EXTI5_PG ((uint16_t)0x0060) ÇAFIO_EXTICR2_EXTI6_PA ((uint16_t)0x0000) ÈAFIO_EXTICR2_EXTI6_PB ((uint16_t)0x0100) ÉAFIO_EXTICR2_EXTI6_PC ((uint16_t)0x0200) ÊAFIO_EXTICR2_EXTI6_PD ((uint16_t)0x0300) ËAFIO_EXTICR2_EXTI6_PE ((uint16_t)0x0400) ÌAFIO_EXTICR2_EXTI6_PF ((uint16_t)0x0500) ÍAFIO_EXTICR2_EXTI6_PG ((uint16_t)0x0600) ÐAFIO_EXTICR2_EXTI7_PA ((uint16_t)0x0000) ÑAFIO_EXTICR2_EXTI7_PB ((uint16_t)0x1000) ÒAFIO_EXTICR2_EXTI7_PC ((uint16_t)0x2000) ÓAFIO_EXTICR2_EXTI7_PD ((uint16_t)0x3000) ÔAFIO_EXTICR2_EXTI7_PE ((uint16_t)0x4000) ÕAFIO_EXTICR2_EXTI7_PF ((uint16_t)0x5000) ÖAFIO_EXTICR2_EXTI7_PG ((uint16_t)0x6000) ÙAFIO_EXTICR3_EXTI8 ((uint16_t)0x000F) ÚAFIO_EXTICR3_EXTI9 ((uint16_t)0x00F0) ÛAFIO_EXTICR3_EXTI10 ((uint16_t)0x0F00) ÜAFIO_EXTICR3_EXTI11 ((uint16_t)0xF000) ßAFIO_EXTICR3_EXTI8_PA ((uint16_t)0x0000) àAFIO_EXTICR3_EXTI8_PB ((uint16_t)0x0001) áAFIO_EXTICR3_EXTI8_PC ((uint16_t)0x0002) âAFIO_EXTICR3_EXTI8_PD ((uint16_t)0x0003) ãAFIO_EXTICR3_EXTI8_PE ((uint16_t)0x0004) äAFIO_EXTICR3_EXTI8_PF ((uint16_t)0x0005) åAFIO_EXTICR3_EXTI8_PG ((uint16_t)0x0006) èAFIO_EXTICR3_EXTI9_PA ((uint16_t)0x0000) éAFIO_EXTICR3_EXTI9_PB ((uint16_t)0x0010) êAFIO_EXTICR3_EXTI9_PC ((uint16_t)0x0020) ëAFIO_EXTICR3_EXTI9_PD ((uint16_t)0x0030) ìAFIO_EXTICR3_EXTI9_PE ((uint16_t)0x0040) íAFIO_EXTICR3_EXTI9_PF ((uint16_t)0x0050) îAFIO_EXTICR3_EXTI9_PG ((uint16_t)0x0060) ñAFIO_EXTICR3_EXTI10_PA ((uint16_t)0x0000) òAFIO_EXTICR3_EXTI10_PB ((uint16_t)0x0100) óAFIO_EXTICR3_EXTI10_PC ((uint16_t)0x0200) ôAFIO_EXTICR3_EXTI10_PD ((uint16_t)0x0300) õAFIO_EXTICR3_EXTI10_PE ((uint16_t)0x0400) öAFIO_EXTICR3_EXTI10_PF ((uint16_t)0x0500) ÷AFIO_EXTICR3_EXTI10_PG ((uint16_t)0x0600) úAFIO_EXTICR3_EXTI11_PA ((uint16_t)0x0000) ûAFIO_EXTICR3_EXTI11_PB ((uint16_t)0x1000) üAFIO_EXTICR3_EXTI11_PC ((uint16_t)0x2000) ýAFIO_EXTICR3_EXTI11_PD ((uint16_t)0x3000) þAFIO_EXTICR3_EXTI11_PE ((uint16_t)0x4000) ÿAFIO_EXTICR3_EXTI11_PF ((uint16_t)0x5000) AFIO_EXTICR3_EXTI11_PG ((uint16_t)0x6000) AFIO_EXTICR4_EXTI12 ((uint16_t)0x000F) AFIO_EXTICR4_EXTI13 ((uint16_t)0x00F0)
AFIO_EXTICR4_EXTI14 ((uint16_t)0x0F00) AFIO_EXTICR4_EXTI15 ((uint16_t)0xF000) AFIO_EXTICR4_EXTI12_PA ((uint16_t)0x0000) AFIO_EXTICR4_EXTI12_PB ((uint16_t)0x0001) AFIO_EXTICR4_EXTI12_PC ((uint16_t)0x0002) AFIO_EXTICR4_EXTI12_PD ((uint16_t)0x0003) AFIO_EXTICR4_EXTI12_PE ((uint16_t)0x0004) AFIO_EXTICR4_EXTI12_PF ((uint16_t)0x0005) AFIO_EXTICR4_EXTI12_PG ((uint16_t)0x0006) AFIO_EXTICR4_EXTI13_PA ((uint16_t)0x0000) AFIO_EXTICR4_EXTI13_PB ((uint16_t)0x0010) AFIO_EXTICR4_EXTI13_PC ((uint16_t)0x0020) AFIO_EXTICR4_EXTI13_PD ((uint16_t)0x0030) AFIO_EXTICR4_EXTI13_PE ((uint16_t)0x0040) AFIO_EXTICR4_EXTI13_PF ((uint16_t)0x0050) AFIO_EXTICR4_EXTI13_PG ((uint16_t)0x0060) AFIO_EXTICR4_EXTI14_PA ((uint16_t)0x0000) AFIO_EXTICR4_EXTI14_PB ((uint16_t)0x0100) AFIO_EXTICR4_EXTI14_PC ((uint16_t)0x0200) AFIO_EXTICR4_EXTI14_PD ((uint16_t)0x0300) AFIO_EXTICR4_EXTI14_PE ((uint16_t)0x0400) AFIO_EXTICR4_EXTI14_PF ((uint16_t)0x0500) ¡AFIO_EXTICR4_EXTI14_PG ((uint16_t)0x0600) ¤AFIO_EXTICR4_EXTI15_PA ((uint16_t)0x0000) ¥AFIO_EXTICR4_EXTI15_PB ((uint16_t)0x1000) ¦AFIO_EXTICR4_EXTI15_PC ((uint16_t)0x2000) §AFIO_EXTICR4_EXTI15_PD ((uint16_t)0x3000) ¨AFIO_EXTICR4_EXTI15_PE ((uint16_t)0x4000) ©AFIO_EXTICR4_EXTI15_PF ((uint16_t)0x5000) ªAFIO_EXTICR4_EXTI15_PG ((uint16_t)0x6000) ÏSysTick_CTRL_ENABLE ((uint32_t)0x00000001) ÐSysTick_CTRL_TICKINT ((uint32_t)0x00000002) ÑSysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) ÒSysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) ÕSysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) ØSysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) ÛSysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) ÜSysTick_CALIB_SKEW ((uint32_t)0x40000000) ÝSysTick_CALIB_NOREF ((uint32_t)0x80000000) æNVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) çNVIC_ISER_SETENA_0 ((uint32_t)0x00000001) èNVIC_ISER_SETENA_1 ((uint32_t)0x00000002) éNVIC_ISER_SETENA_2 ((uint32_t)0x00000004) êNVIC_ISER_SETENA_3 ((uint32_t)0x00000008) ëNVIC_ISER_SETENA_4 ((uint32_t)0x00000010) ìNVIC_ISER_SETENA_5 ((uint32_t)0x00000020) íNVIC_ISER_SETENA_6 ((uint32_t)0x00000040) îNVIC_ISER_SETENA_7 ((uint32_t)0x00000080) ïNVIC_ISER_SETENA_8 ((uint32_t)0x00000100) ðNVIC_ISER_SETENA_9 ((uint32_t)0x00000200) ñNVIC_ISER_SETENA_10 ((uint32_t)0x00000400) òNVIC_ISER_SETENA_11 ((uint32_t)0x00000800) óNVIC_ISER_SETENA_12 ((uint32_t)0x00001000) ôNVIC_ISER_SETENA_13 ((uint32_t)0x00002000) õNVIC_ISER_SETENA_14 ((uint32_t)0x00004000) öNVIC_ISER_SETENA_15 ((uint32_t)0x00008000) ÷NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) øNVIC_ISER_SETENA_17 ((uint32_t)0x00020000) ùNVIC_ISER_SETENA_18 ((uint32_t)0x00040000) úNVIC_ISER_SETENA_19 ((uint32_t)0x00080000) ûNVIC_ISER_SETENA_20 ((uint32_t)0x00100000) üNVIC_ISER_SETENA_21 ((uint32_t)0x00200000) ýNVIC_ISER_SETENA_22 ((uint32_t)0x00400000) þNVIC_ISER_SETENA_23 ((uint32_t)0x00800000) ÿNVIC_ISER_SETENA_24 ((uint32_t)0x01000000) NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) NVIC_ISER_SETENA_29 ((uint32_t)0x20000000)
NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) ¡NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) ¢NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) £NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) ¤NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) ¥NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) ¦NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) §NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) ¨NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) ©NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) ¬NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) ®NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) ¯NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) °NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) ±NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) ²NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) ³NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) ´NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) µNVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) ¶NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) ·NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) ¸NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) ¹NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) ºNVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) »NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) ¼NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) ½NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) ¾NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) ¿NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) ÀNVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) ÁNVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) ÂNVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) ÃNVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) ÄNVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) ÅNVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) ÆNVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) ÇNVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) ÈNVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) ÉNVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) ÊNVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) ËNVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) ÌNVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) ÏNVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) ÐNVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) ÑNVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) ÒNVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) ÓNVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) ÔNVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) ÕNVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) ÖNVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) ×NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) ØNVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) ÙNVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) ÚNVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) ÛNVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) ÜNVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) ÝNVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) ÞNVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) ßNVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) àNVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) áNVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) âNVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) ãNVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) äNVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) åNVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) æNVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) çNVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) èNVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) éNVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) êNVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) ëNVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) ìNVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) íNVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) îNVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) ïNVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) òNVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) óNVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) ôNVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) õNVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) öNVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) ÷NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) øNVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) ùNVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) úNVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) ûNVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) üNVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) ýNVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) þNVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) ÿNVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000)
NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) ¡NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) ¢NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) £NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) ¤NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) §NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) ¨NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) ©NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) ªNVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) ®NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) ¯NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) °NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) ³NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) ´NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) µNVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) ¶NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) ¹NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) ºNVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) »NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) ¼NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) ¿NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) ÀNVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) ÁNVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) ÂNVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) ÅSCB_CPUID_REVISION ((uint32_t)0x0000000F) ÆSCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) ÇSCB_CPUID_Constant ((uint32_t)0x000F0000) ÈSCB_CPUID_VARIANT ((uint32_t)0x00F00000) ÉSCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) ÌSCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) ÍSCB_ICSR_RETTOBASE ((uint32_t)0x00000800) ÎSCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) ÏSCB_ICSR_ISRPENDING ((uint32_t)0x00400000) ÐSCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) ÑSCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) ÒSCB_ICSR_PENDSTSET ((uint32_t)0x04000000) ÓSCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) ÔSCB_ICSR_PENDSVSET ((uint32_t)0x10000000) ÕSCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) ØSCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) ÙSCB_VTOR_TBLBASE ((uint32_t)0x20000000) ÜSCB_AIRCR_VECTRESET ((uint32_t)0x00000001) ÝSCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) ÞSCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) àSCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) áSCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) âSCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) ãSCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) æSCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) çSCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) èSCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) éSCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) êSCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) ëSCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) ìSCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) íSCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) ïSCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) ðSCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) óSCB_SCR_SLEEPONEXIT ((uint8_t)0x02) ôSCB_SCR_SLEEPDEEP ((uint8_t)0x04) õSCB_SCR_SEVONPEND ((uint8_t)0x10) øSCB_CCR_NONBASETHRDENA ((uint16_t)0x0001) ùSCB_CCR_USERSETMPEND ((uint16_t)0x0002) úSCB_CCR_UNALIGN_TRP ((uint16_t)0x0008) ûSCB_CCR_DIV_0_TRP ((uint16_t)0x0010) üSCB_CCR_BFHFNMIGN ((uint16_t)0x0100) ýSCB_CCR_STKALIGN ((uint16_t)0x0200) SCB_SHPR_PRI_N ((uint32_t)0x000000FF) SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) SCB_CFSR_MSTKERR ((uint32_t)0x00000010) SCB_CFSR_MMARVALID ((uint32_t)0x00000080) SCB_CFSR_IBUSERR ((uint32_t)0x00000100) SCB_CFSR_PRECISERR ((uint32_t)0x00000200) SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) ¡SCB_CFSR_STKERR ((uint32_t)0x00001000) ¢SCB_CFSR_BFARVALID ((uint32_t)0x00008000) ¤SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) ¥SCB_CFSR_INVSTATE ((uint32_t)0x00020000) ¦SCB_CFSR_INVPC ((uint32_t)0x00040000) §SCB_CFSR_NOCP ((uint32_t)0x00080000) ¨SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) ©SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) ¬SCB_HFSR_VECTTBL ((uint32_t)0x00000002) SCB_HFSR_FORCED ((uint32_t)0x40000000) ®SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) ±SCB_DFSR_HALTED ((uint8_t)0x01) ²SCB_DFSR_BKPT ((uint8_t)0x02) ³SCB_DFSR_DWTTRAP ((uint8_t)0x04) ´SCB_DFSR_VCATCH ((uint8_t)0x08) µSCB_DFSR_EXTERNAL ((uint8_t)0x10) ¸SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) »SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) ¾SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) ÇEXTI_IMR_MR0 ((uint32_t)0x00000001) ÈEXTI_IMR_MR1 ((uint32_t)0x00000002) ÉEXTI_IMR_MR2 ((uint32_t)0x00000004) ÊEXTI_IMR_MR3 ((uint32_t)0x00000008) ËEXTI_IMR_MR4 ((uint32_t)0x00000010) ÌEXTI_IMR_MR5 ((uint32_t)0x00000020) ÍEXTI_IMR_MR6 ((uint32_t)0x00000040) ÎEXTI_IMR_MR7 ((uint32_t)0x00000080) ÏEXTI_IMR_MR8 ((uint32_t)0x00000100) ÐEXTI_IMR_MR9 ((uint32_t)0x00000200) ÑEXTI_IMR_MR10 ((uint32_t)0x00000400) ÒEXTI_IMR_MR11 ((uint32_t)0x00000800) ÓEXTI_IMR_MR12 ((uint32_t)0x00001000) ÔEXTI_IMR_MR13 ((uint32_t)0x00002000) ÕEXTI_IMR_MR14 ((uint32_t)0x00004000) ÖEXTI_IMR_MR15 ((uint32_t)0x00008000) ×EXTI_IMR_MR16 ((uint32_t)0x00010000) ØEXTI_IMR_MR17 ((uint32_t)0x00020000) ÙEXTI_IMR_MR18 ((uint32_t)0x00040000) ÚEXTI_IMR_MR19 ((uint32_t)0x00080000) ÝEXTI_EMR_MR0 ((uint32_t)0x00000001) ÞEXTI_EMR_MR1 ((uint32_t)0x00000002) ßEXTI_EMR_MR2 ((uint32_t)0x00000004) àEXTI_EMR_MR3 ((uint32_t)0x00000008) áEXTI_EMR_MR4 ((uint32_t)0x00000010) âEXTI_EMR_MR5 ((uint32_t)0x00000020) ãEXTI_EMR_MR6 ((uint32_t)0x00000040) äEXTI_EMR_MR7 ((uint32_t)0x00000080) åEXTI_EMR_MR8 ((uint32_t)0x00000100) æEXTI_EMR_MR9 ((uint32_t)0x00000200) çEXTI_EMR_MR10 ((uint32_t)0x00000400) èEXTI_EMR_MR11 ((uint32_t)0x00000800) éEXTI_EMR_MR12 ((uint32_t)0x00001000) êEXTI_EMR_MR13 ((uint32_t)0x00002000) ëEXTI_EMR_MR14 ((uint32_t)0x00004000) ìEXTI_EMR_MR15 ((uint32_t)0x00008000) íEXTI_EMR_MR16 ((uint32_t)0x00010000) îEXTI_EMR_MR17 ((uint32_t)0x00020000) ïEXTI_EMR_MR18 ((uint32_t)0x00040000) ðEXTI_EMR_MR19 ((uint32_t)0x00080000) óEXTI_RTSR_TR0 ((uint32_t)0x00000001) ôEXTI_RTSR_TR1 ((uint32_t)0x00000002) õEXTI_RTSR_TR2 ((uint32_t)0x00000004) öEXTI_RTSR_TR3 ((uint32_t)0x00000008) ÷EXTI_RTSR_TR4 ((uint32_t)0x00000010) øEXTI_RTSR_TR5 ((uint32_t)0x00000020) ùEXTI_RTSR_TR6 ((uint32_t)0x00000040) úEXTI_RTSR_TR7 ((uint32_t)0x00000080) ûEXTI_RTSR_TR8 ((uint32_t)0x00000100) üEXTI_RTSR_TR9 ((uint32_t)0x00000200) ýEXTI_RTSR_TR10 ((uint32_t)0x00000400) þEXTI_RTSR_TR11 ((uint32_t)0x00000800) ÿEXTI_RTSR_TR12 ((uint32_t)0x00001000) EXTI_RTSR_TR13 ((uint32_t)0x00002000) EXTI_RTSR_TR14 ((uint32_t)0x00004000) EXTI_RTSR_TR15 ((uint32_t)0x00008000) EXTI_RTSR_TR16 ((uint32_t)0x00010000) EXTI_RTSR_TR17 ((uint32_t)0x00020000)
EXTI_RTSR_TR18 ((uint32_t)0x00040000) EXTI_RTSR_TR19 ((uint32_t)0x00080000) EXTI_FTSR_TR0 ((uint32_t)0x00000001) EXTI_FTSR_TR1 ((uint32_t)0x00000002) EXTI_FTSR_TR2 ((uint32_t)0x00000004) EXTI_FTSR_TR3 ((uint32_t)0x00000008) EXTI_FTSR_TR4 ((uint32_t)0x00000010) EXTI_FTSR_TR5 ((uint32_t)0x00000020) EXTI_FTSR_TR6 ((uint32_t)0x00000040) EXTI_FTSR_TR7 ((uint32_t)0x00000080) EXTI_FTSR_TR8 ((uint32_t)0x00000100) EXTI_FTSR_TR9 ((uint32_t)0x00000200) EXTI_FTSR_TR10 ((uint32_t)0x00000400) EXTI_FTSR_TR11 ((uint32_t)0x00000800) EXTI_FTSR_TR12 ((uint32_t)0x00001000) EXTI_FTSR_TR13 ((uint32_t)0x00002000) EXTI_FTSR_TR14 ((uint32_t)0x00004000) EXTI_FTSR_TR15 ((uint32_t)0x00008000) EXTI_FTSR_TR16 ((uint32_t)0x00010000) EXTI_FTSR_TR17 ((uint32_t)0x00020000) EXTI_FTSR_TR18 ((uint32_t)0x00040000) EXTI_FTSR_TR19 ((uint32_t)0x00080000) EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) ¡EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) ¢EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) £EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) ¤EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) ¥EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) ¦EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) §EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) ¨EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) ©EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) ªEXTI_SWIER_SWIER11 ((uint32_t)0x00000800) «EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) ¬EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) ®EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) ¯EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) °EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) ±EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) ²EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) µEXTI_PR_PR0 ((uint32_t)0x00000001) ¶EXTI_PR_PR1 ((uint32_t)0x00000002) ·EXTI_PR_PR2 ((uint32_t)0x00000004) ¸EXTI_PR_PR3 ((uint32_t)0x00000008) ¹EXTI_PR_PR4 ((uint32_t)0x00000010) ºEXTI_PR_PR5 ((uint32_t)0x00000020) »EXTI_PR_PR6 ((uint32_t)0x00000040) ¼EXTI_PR_PR7 ((uint32_t)0x00000080) ½EXTI_PR_PR8 ((uint32_t)0x00000100) ¾EXTI_PR_PR9 ((uint32_t)0x00000200) ¿EXTI_PR_PR10 ((uint32_t)0x00000400) ÀEXTI_PR_PR11 ((uint32_t)0x00000800) ÁEXTI_PR_PR12 ((uint32_t)0x00001000) ÂEXTI_PR_PR13 ((uint32_t)0x00002000) ÃEXTI_PR_PR14 ((uint32_t)0x00004000) ÄEXTI_PR_PR15 ((uint32_t)0x00008000) ÅEXTI_PR_PR16 ((uint32_t)0x00010000) ÆEXTI_PR_PR17 ((uint32_t)0x00020000) ÇEXTI_PR_PR18 ((uint32_t)0x00040000) ÈEXTI_PR_PR19 ((uint32_t)0x00080000) ÑDMA_ISR_GIF1 ((uint32_t)0x00000001) ÒDMA_ISR_TCIF1 ((uint32_t)0x00000002) ÓDMA_ISR_HTIF1 ((uint32_t)0x00000004) ÔDMA_ISR_TEIF1 ((uint32_t)0x00000008) ÕDMA_ISR_GIF2 ((uint32_t)0x00000010) ÖDMA_ISR_TCIF2 ((uint32_t)0x00000020) ×DMA_ISR_HTIF2 ((uint32_t)0x00000040) ØDMA_ISR_TEIF2 ((uint32_t)0x00000080) ÙDMA_ISR_GIF3 ((uint32_t)0x00000100) ÚDMA_ISR_TCIF3 ((uint32_t)0x00000200) ÛDMA_ISR_HTIF3 ((uint32_t)0x00000400) ÜDMA_ISR_TEIF3 ((uint32_t)0x00000800) ÝDMA_ISR_GIF4 ((uint32_t)0x00001000) ÞDMA_ISR_TCIF4 ((uint32_t)0x00002000) ßDMA_ISR_HTIF4 ((uint32_t)0x00004000) àDMA_ISR_TEIF4 ((uint32_t)0x00008000) áDMA_ISR_GIF5 ((uint32_t)0x00010000) âDMA_ISR_TCIF5 ((uint32_t)0x00020000) ãDMA_ISR_HTIF5 ((uint32_t)0x00040000) äDMA_ISR_TEIF5 ((uint32_t)0x00080000) åDMA_ISR_GIF6 ((uint32_t)0x00100000) æDMA_ISR_TCIF6 ((uint32_t)0x00200000) çDMA_ISR_HTIF6 ((uint32_t)0x00400000) èDMA_ISR_TEIF6 ((uint32_t)0x00800000) éDMA_ISR_GIF7 ((uint32_t)0x01000000) êDMA_ISR_TCIF7 ((uint32_t)0x02000000) ëDMA_ISR_HTIF7 ((uint32_t)0x04000000) ìDMA_ISR_TEIF7 ((uint32_t)0x08000000) ïDMA_IFCR_CGIF1 ((uint32_t)0x00000001) ðDMA_IFCR_CTCIF1 ((uint32_t)0x00000002) ñDMA_IFCR_CHTIF1 ((uint32_t)0x00000004) òDMA_IFCR_CTEIF1 ((uint32_t)0x00000008) óDMA_IFCR_CGIF2 ((uint32_t)0x00000010) ôDMA_IFCR_CTCIF2 ((uint32_t)0x00000020) õDMA_IFCR_CHTIF2 ((uint32_t)0x00000040) öDMA_IFCR_CTEIF2 ((uint32_t)0x00000080) ÷DMA_IFCR_CGIF3 ((uint32_t)0x00000100) øDMA_IFCR_CTCIF3 ((uint32_t)0x00000200) ùDMA_IFCR_CHTIF3 ((uint32_t)0x00000400) úDMA_IFCR_CTEIF3 ((uint32_t)0x00000800) ûDMA_IFCR_CGIF4 ((uint32_t)0x00001000) üDMA_IFCR_CTCIF4 ((uint32_t)0x00002000) ýDMA_IFCR_CHTIF4 ((uint32_t)0x00004000) þDMA_IFCR_CTEIF4 ((uint32_t)0x00008000) ÿDMA_IFCR_CGIF5 ((uint32_t)0x00010000) DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) DMA_IFCR_CGIF6 ((uint32_t)0x00100000) DMA_IFCR_CTCIF6 ((uint32_t)0x00200000)
DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) DMA_IFCR_CGIF7 ((uint32_t)0x01000000) DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) DMA_CCR1_EN ((uint16_t)0x0001) DMA_CCR1_TCIE ((uint16_t)0x0002) DMA_CCR1_HTIE ((uint16_t)0x0004) DMA_CCR1_TEIE ((uint16_t)0x0008) DMA_CCR1_DIR ((uint16_t)0x0010) DMA_CCR1_CIRC ((uint16_t)0x0020) DMA_CCR1_PINC ((uint16_t)0x0040) DMA_CCR1_MINC ((uint16_t)0x0080) DMA_CCR1_PSIZE ((uint16_t)0x0300) DMA_CCR1_PSIZE_0 ((uint16_t)0x0100) DMA_CCR1_PSIZE_1 ((uint16_t)0x0200) DMA_CCR1_MSIZE ((uint16_t)0x0C00) DMA_CCR1_MSIZE_0 ((uint16_t)0x0400) DMA_CCR1_MSIZE_1 ((uint16_t)0x0800) DMA_CCR1_PL ((uint16_t)0x3000) DMA_CCR1_PL_0 ((uint16_t)0x1000) DMA_CCR1_PL_1 ((uint16_t)0x2000) ¢DMA_CCR1_MEM2MEM ((uint16_t)0x4000) ¥DMA_CCR2_EN ((uint16_t)0x0001) ¦DMA_CCR2_TCIE ((uint16_t)0x0002) §DMA_CCR2_HTIE ((uint16_t)0x0004) ¨DMA_CCR2_TEIE ((uint16_t)0x0008) ©DMA_CCR2_DIR ((uint16_t)0x0010) ªDMA_CCR2_CIRC ((uint16_t)0x0020) «DMA_CCR2_PINC ((uint16_t)0x0040) ¬DMA_CCR2_MINC ((uint16_t)0x0080) ®DMA_CCR2_PSIZE ((uint16_t)0x0300) ¯DMA_CCR2_PSIZE_0 ((uint16_t)0x0100) °DMA_CCR2_PSIZE_1 ((uint16_t)0x0200) ²DMA_CCR2_MSIZE ((uint16_t)0x0C00) ³DMA_CCR2_MSIZE_0 ((uint16_t)0x0400) ´DMA_CCR2_MSIZE_1 ((uint16_t)0x0800) ¶DMA_CCR2_PL ((uint16_t)0x3000) ·DMA_CCR2_PL_0 ((uint16_t)0x1000) ¸DMA_CCR2_PL_1 ((uint16_t)0x2000) ºDMA_CCR2_MEM2MEM ((uint16_t)0x4000) ½DMA_CCR3_EN ((uint16_t)0x0001) ¾DMA_CCR3_TCIE ((uint16_t)0x0002) ¿DMA_CCR3_HTIE ((uint16_t)0x0004) ÀDMA_CCR3_TEIE ((uint16_t)0x0008) ÁDMA_CCR3_DIR ((uint16_t)0x0010) ÂDMA_CCR3_CIRC ((uint16_t)0x0020) ÃDMA_CCR3_PINC ((uint16_t)0x0040) ÄDMA_CCR3_MINC ((uint16_t)0x0080) ÆDMA_CCR3_PSIZE ((uint16_t)0x0300) ÇDMA_CCR3_PSIZE_0 ((uint16_t)0x0100) ÈDMA_CCR3_PSIZE_1 ((uint16_t)0x0200) ÊDMA_CCR3_MSIZE ((uint16_t)0x0C00) ËDMA_CCR3_MSIZE_0 ((uint16_t)0x0400) ÌDMA_CCR3_MSIZE_1 ((uint16_t)0x0800) ÎDMA_CCR3_PL ((uint16_t)0x3000) ÏDMA_CCR3_PL_0 ((uint16_t)0x1000) ÐDMA_CCR3_PL_1 ((uint16_t)0x2000) ÒDMA_CCR3_MEM2MEM ((uint16_t)0x4000) ÕDMA_CCR4_EN ((uint16_t)0x0001) ÖDMA_CCR4_TCIE ((uint16_t)0x0002) ×DMA_CCR4_HTIE ((uint16_t)0x0004) ØDMA_CCR4_TEIE ((uint16_t)0x0008) ÙDMA_CCR4_DIR ((uint16_t)0x0010) ÚDMA_CCR4_CIRC ((uint16_t)0x0020) ÛDMA_CCR4_PINC ((uint16_t)0x0040) ÜDMA_CCR4_MINC ((uint16_t)0x0080) ÞDMA_CCR4_PSIZE ((uint16_t)0x0300) ßDMA_CCR4_PSIZE_0 ((uint16_t)0x0100) àDMA_CCR4_PSIZE_1 ((uint16_t)0x0200) âDMA_CCR4_MSIZE ((uint16_t)0x0C00) ãDMA_CCR4_MSIZE_0 ((uint16_t)0x0400) äDMA_CCR4_MSIZE_1 ((uint16_t)0x0800) æDMA_CCR4_PL ((uint16_t)0x3000) çDMA_CCR4_PL_0 ((uint16_t)0x1000) èDMA_CCR4_PL_1 ((uint16_t)0x2000) êDMA_CCR4_MEM2MEM ((uint16_t)0x4000) íDMA_CCR5_EN ((uint16_t)0x0001) îDMA_CCR5_TCIE ((uint16_t)0x0002) ïDMA_CCR5_HTIE ((uint16_t)0x0004) ðDMA_CCR5_TEIE ((uint16_t)0x0008) ñDMA_CCR5_DIR ((uint16_t)0x0010) òDMA_CCR5_CIRC ((uint16_t)0x0020) óDMA_CCR5_PINC ((uint16_t)0x0040) ôDMA_CCR5_MINC ((uint16_t)0x0080) öDMA_CCR5_PSIZE ((uint16_t)0x0300) ÷DMA_CCR5_PSIZE_0 ((uint16_t)0x0100) øDMA_CCR5_PSIZE_1 ((uint16_t)0x0200) úDMA_CCR5_MSIZE ((uint16_t)0x0C00) ûDMA_CCR5_MSIZE_0 ((uint16_t)0x0400) üDMA_CCR5_MSIZE_1 ((uint16_t)0x0800) þDMA_CCR5_PL ((uint16_t)0x3000) ÿDMA_CCR5_PL_0 ((uint16_t)0x1000) DMA_CCR5_PL_1 ((uint16_t)0x2000) DMA_CCR5_MEM2MEM ((uint16_t)0x4000)
DMA_CCR6_EN ((uint16_t)0x0001) DMA_CCR6_TCIE ((uint16_t)0x0002) DMA_CCR6_HTIE ((uint16_t)0x0004) DMA_CCR6_TEIE ((uint16_t)0x0008) DMA_CCR6_DIR ((uint16_t)0x0010) DMA_CCR6_CIRC ((uint16_t)0x0020) DMA_CCR6_PINC ((uint16_t)0x0040) DMA_CCR6_MINC ((uint16_t)0x0080) DMA_CCR6_PSIZE ((uint16_t)0x0300) DMA_CCR6_PSIZE_0 ((uint16_t)0x0100) DMA_CCR6_PSIZE_1 ((uint16_t)0x0200) DMA_CCR6_MSIZE ((uint16_t)0x0C00) DMA_CCR6_MSIZE_0 ((uint16_t)0x0400) DMA_CCR6_MSIZE_1 ((uint16_t)0x0800) DMA_CCR6_PL ((uint16_t)0x3000) DMA_CCR6_PL_0 ((uint16_t)0x1000) DMA_CCR6_PL_1 ((uint16_t)0x2000) DMA_CCR6_MEM2MEM ((uint16_t)0x4000) DMA_CCR7_EN ((uint16_t)0x0001) DMA_CCR7_TCIE ((uint16_t)0x0002) DMA_CCR7_HTIE ((uint16_t)0x0004) DMA_CCR7_TEIE ((uint16_t)0x0008) ¡ DMA_CCR7_DIR ((uint16_t)0x0010) ¢ DMA_CCR7_CIRC ((uint16_t)0x0020) £ DMA_CCR7_PINC ((uint16_t)0x0040) ¤ DMA_CCR7_MINC ((uint16_t)0x0080) ¦ DMA_CCR7_PSIZE , ((uint16_t)0x0300) § DMA_CCR7_PSIZE_0 ((uint16_t)0x0100) ¨ DMA_CCR7_PSIZE_1 ((uint16_t)0x0200) ª DMA_CCR7_MSIZE ((uint16_t)0x0C00) « DMA_CCR7_MSIZE_0 ((uint16_t)0x0400) ¬ DMA_CCR7_MSIZE_1 ((uint16_t)0x0800) ® DMA_CCR7_PL ((uint16_t)0x3000) ¯ DMA_CCR7_PL_0 ((uint16_t)0x1000) ° DMA_CCR7_PL_1 ((uint16_t)0x2000) ² DMA_CCR7_MEM2MEM ((uint16_t)0x4000) µ DMA_CNDTR1_NDT ((uint16_t)0xFFFF) ¸ DMA_CNDTR2_NDT ((uint16_t)0xFFFF) » DMA_CNDTR3_NDT ((uint16_t)0xFFFF) ¾ DMA_CNDTR4_NDT ((uint16_t)0xFFFF) Á DMA_CNDTR5_NDT ((uint16_t)0xFFFF) Ä DMA_CNDTR6_NDT ((uint16_t)0xFFFF) Ç DMA_CNDTR7_NDT ((uint16_t)0xFFFF) Ê DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF) Í DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF) Ð DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF) Ô DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF) × DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF) Ú DMA_CPAR6_PA ((uint32_t)0xFFFFFFFF) Þ DMA_CPAR7_PA ((uint32_t)0xFFFFFFFF) á DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF) ä DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF) ç DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF) ë DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF) î DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF) ñ DMA_CMAR6_MA ((uint32_t)0xFFFFFFFF) ô DMA_CMAR7_MA ((uint32_t)0xFFFFFFFF) ý ADC_SR_AWD ((uint8_t)0x01) þ ADC_SR_EOC ((uint8_t)0x02) ÿ ADC_SR_JEOC ((uint8_t)0x04) ADC_SR_JSTRT ((uint8_t)0x08) ADC_SR_STRT ((uint8_t)0x10) ADC_CR1_AWDCH ((uint32_t)0x0000001F)
ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) ADC_CR1_EOCIE ((uint32_t)0x00000020) ADC_CR1_AWDIE ((uint32_t)0x00000040) ADC_CR1_JEOCIE ((uint32_t)0x00000080) ADC_CR1_SCAN ((uint32_t)0x00000100) ADC_CR1_AWDSGL ((uint32_t)0x00000200) ADC_CR1_JAUTO ((uint32_t)0x00000400) ADC_CR1_DISCEN ((uint32_t)0x00000800) ADC_CR1_JDISCEN ((uint32_t)0x00001000) ADC_CR1_DISCNUM ((uint32_t)0x0000E000) ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) ADC_CR1_DUALMOD ((uint32_t)0x000F0000) ADC_CR1_DUALMOD_0 ((uint32_t)0x00010000) ADC_CR1_DUALMOD_1 ((uint32_t)0x00020000) ADC_CR1_DUALMOD_2 ((uint32_t)0x00040000) ADC_CR1_DUALMOD_3 ((uint32_t)0x00080000) ADC_CR1_JAWDEN ((uint32_t)0x00400000) ADC_CR1_AWDEN ((uint32_t)0x00800000) ¤ ADC_CR2_ADON ((uint32_t)0x00000001) ¥ ADC_CR2_CONT ((uint32_t)0x00000002) ¦ ADC_CR2_CAL ((uint32_t)0x00000004) § ADC_CR2_RSTCAL ((uint32_t)0x00000008) ¨ ADC_CR2_DMA ((uint32_t)0x00000100) © ADC_CR2_ALIGN ((uint32_t)0x00000800) « ADC_CR2_JEXTSEL ((uint32_t)0x00007000) ¬ ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) ® ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) ° ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) ² ADC_CR2_EXTSEL ((uint32_t)0x000E0000) ³ ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) ´ ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) µ ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) · ADC_CR2_EXTTRIG ((uint32_t)0x00100000) ¸ ADC_CR2_JSWSTART ((uint32_t)0x00200000) ¹ ADC_CR2_SWSTART ((uint32_t)0x00400000) º ADC_CR2_TSVREFE ((uint32_t)0x00800000) ½ ADC_SMPR1_SMP10 ((uint32_t)0x00000007) ¾ ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) ¿ ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) À ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) Â ADC_SMPR1_SMP11 ((uint32_t)0x00000038) Ã ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) Ä ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) Å ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) Ç ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) È ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) É ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) Ê ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) Ì ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) Í ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) Î ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) Ï ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) Ñ ADC_SMPR1_SMP14 ((uint32_t)0x00007000) Ò ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) Ó ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) Ô ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) Ö ADC_SMPR1_SMP15 ((uint32_t)0x00038000) × ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) Ø ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) Ù ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) Û ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) Ü ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) Ý ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) Þ ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) à ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) á ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) â ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) ã ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) æ ADC_SMPR2_SMP0 ((uint32_t)0x00000007) ç ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) è ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) é ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) ë ADC_SMPR2_SMP1 ((uint32_t)0x00000038) ì ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) í ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) î ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) ð ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) ñ ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) ò ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) ó ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) õ ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) ö ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) ÷ ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) ø ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) ú ADC_SMPR2_SMP4 ((uint32_t)0x00007000) û ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) ü ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) ý ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) ÿ ADC_SMPR2_SMP5 ((uint32_t)0x00038000) ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) ADC_SMPR2_SMP6 ((uint32_t)0x001C0000)
ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) ADC_SMPR2_SMP8 ((uint32_t)0x07000000) ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) ADC_SMPR2_SMP9 ((uint32_t)0x38000000) ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) ¢ ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) ¥ ADC_HTR_HT ((uint16_t)0x0FFF) ¨ ADC_LTR_LT ((uint16_t)0x0FFF) « ADC_SQR1_SQ13 ((uint32_t)0x0000001F) ¬ ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) ® ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) ¯ ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) ° ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) ² ADC_SQR1_SQ14 ((uint32_t)0x000003E0) ³ ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) ´ ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) µ ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) ¶ ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) · ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) ¹ ADC_SQR1_SQ15 ((uint32_t)0x00007C00) º ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) » ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) ¼ ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) ½ ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) ¾ ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) À ADC_SQR1_SQ16 ((uint32_t)0x000F8000) Á ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) Â ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) Ã ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) Ä ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) Å ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) Ç ADC_SQR1_L ((uint32_t)0x00F00000) È ADC_SQR1_L_0 ((uint32_t)0x00100000) É ADC_SQR1_L_1 ((uint32_t)0x00200000) Ê ADC_SQR1_L_2 ((uint32_t)0x00400000) Ë ADC_SQR1_L_3 ((uint32_t)0x00800000) Î ADC_SQR2_SQ7 ((uint32_t)0x0000001F) Ï ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) Ð ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) Ñ ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) Ò ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) Ó ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) Õ ADC_SQR2_SQ8 ((uint32_t)0x000003E0) Ö ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) × ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) Ø ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) Ù ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) Ú ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) Ü ADC_SQR2_SQ9 ((uint32_t)0x00007C00) Ý ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) Þ ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) ß ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) à ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) á ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) ã ADC_SQR2_SQ10 ((uint32_t)0x000F8000) ä ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) å ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) æ ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) ç ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) è ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) ê ADC_SQR2_SQ11 ((uint32_t)0x01F00000) ë ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) ì ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) í ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) î ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) ï ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) ñ ADC_SQR2_SQ12 ((uint32_t)0x3E000000) ò ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) ó ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) ô ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) õ ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) ö ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) ù ADC_SQR3_SQ1 ((uint32_t)0x0000001F) ú ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) û ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) ü ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) ý ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) þ ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) ADC_SQR3_SQ2 ((uint32_t)0x000003E0) ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) ADC_SQR3_SQ2_3 ((uint32_t)0x00000100)
ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) ADC_SQR3_SQ3 ((uint32_t)0x00007C00) ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) ADC_SQR3_SQ4 ((uint32_t)0x000F8000) ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) ADC_SQR3_SQ5 ((uint32_t)0x01F00000) ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) ADC_SQR3_SQ6 ((uint32_t)0x3E000000) ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) ¡ ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) ¤ ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) ¥ ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) ¦ ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) § ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) ¨ ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) © ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) « ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) ¬ ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) ® ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) ¯ ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) ° ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) ² ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) ³ ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) ´ ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) µ ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) ¶ ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) · ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) ¹ ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) º ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) » ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) ¼ ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) ½ ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) ¾ ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) À ADC_JSQR_JL ((uint32_t)0x00300000) Á ADC_JSQR_JL_0 ((uint32_t)0x00100000) Â ADC_JSQR_JL_1 ((uint32_t)0x00200000) Å ADC_JDR1_JDATA ((uint16_t)0xFFFF) È ADC_JDR2_JDATA ((uint16_t)0xFFFF) Ë ADC_JDR3_JDATA ((uint16_t)0xFFFF) Î ADC_JDR4_JDATA ((uint16_t)0xFFFF) Ñ ADC_DR_DATA ((uint32_t)0x0000FFFF) Ò ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) Û DAC_CR_EN1 ((uint32_t)0x00000001) Ü DAC_CR_BOFF1 ((uint32_t)0x00000002) Ý DAC_CR_TEN1 ((uint32_t)0x00000004) ß DAC_CR_TSEL1 ((uint32_t)0x00000038) à DAC_CR_TSEL1_0 ((uint32_t)0x00000008) á DAC_CR_TSEL1_1 ((uint32_t)0x00000010) â DAC_CR_TSEL1_2 ((uint32_t)0x00000020) ä DAC_CR_WAVE1 ((uint32_t)0x000000C0) å DAC_CR_WAVE1_0 ((uint32_t)0x00000040) æ DAC_CR_WAVE1_1 ((uint32_t)0x00000080) è DAC_CR_MAMP1 ((uint32_t)0x00000F00) é DAC_CR_MAMP1_0 ((uint32_t)0x00000100) ê DAC_CR_MAMP1_1 ((uint32_t)0x00000200) ë DAC_CR_MAMP1_2 ((uint32_t)0x00000400) ì DAC_CR_MAMP1_3 ((uint32_t)0x00000800) î DAC_CR_DMAEN1 ((uint32_t)0x00001000) ï DAC_CR_EN2 ((uint32_t)0x00010000) ð DAC_CR_BOFF2 ((uint32_t)0x00020000) ñ DAC_CR_TEN2 ((uint32_t)0x00040000) ó DAC_CR_TSEL2 ((uint32_t)0x00380000) ô DAC_CR_TSEL2_0 ((uint32_t)0x00080000) õ DAC_CR_TSEL2_1 ((uint32_t)0x00100000) ö DAC_CR_TSEL2_2 ((uint32_t)0x00200000) ø DAC_CR_WAVE2 ((uint32_t)0x00C00000) ù DAC_CR_WAVE2_0 ((uint32_t)0x00400000) ú DAC_CR_WAVE2_1 ((uint32_t)0x00800000) ü DAC_CR_MAMP2 ((uint32_t)0x0F000000) ý DAC_CR_MAMP2_0 ((uint32_t)0x01000000) þ DAC_CR_MAMP2_1 ((uint32_t)0x02000000) ÿ DAC_CR_MAMP2_2 ((uint32_t)0x04000000) DAC_CR_MAMP2_3 ((uint32_t)0x08000000) DAC_CR_DMAEN2 ((uint32_t)0x10000000)
DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) £ DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) ¤ DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) § DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) ª DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) DAC_SR_DMAUDR1 ((uint32_t)0x00002000) ® DAC_SR_DMAUDR2 ((uint32_t)0x20000000) ¶ CEC_CFGR_PE ((uint16_t)0x0001) · CEC_CFGR_IE ((uint16_t)0x0002) ¸ CEC_CFGR_BTEM ((uint16_t)0x0004) ¹ CEC_CFGR_BPEM ((uint16_t)0x0008) ¼ CEC_OAR_OA ((uint16_t)0x000F) ½ CEC_OAR_OA_0 ((uint16_t)0x0001) ¾ CEC_OAR_OA_1 ((uint16_t)0x0002) ¿ CEC_OAR_OA_2 ((uint16_t)0x0004) À CEC_OAR_OA_3 ((uint16_t)0x0008) Ã CEC_PRES_PRES ((uint16_t)0x3FFF) Æ CEC_ESR_BTE ((uint16_t)0x0001) Ç CEC_ESR_BPE ((uint16_t)0x0002) È CEC_ESR_RBTFE ((uint16_t)0x0004) É CEC_ESR_SBE ((uint16_t)0x0008) Ê CEC_ESR_ACKE ((uint16_t)0x0010) Ë CEC_ESR_LINE ((uint16_t)0x0020) Ì CEC_ESR_TBTFE ((uint16_t)0x0040) Ï CEC_CSR_TSOM ((uint16_t)0x0001) Ð CEC_CSR_TEOM ((uint16_t)0x0002) Ñ CEC_CSR_TERR ((uint16_t)0x0004) Ò CEC_CSR_TBTRF ((uint16_t)0x0008) Ó CEC_CSR_RSOM ((uint16_t)0x0010) Ô CEC_CSR_REOM ((uint16_t)0x0020) Õ CEC_CSR_RERR ((uint16_t)0x0040) Ö CEC_CSR_RBTF ((uint16_t)0x0080) Ù CEC_TXD_TXD ((uint16_t)0x00FF) Ü CEC_RXD_RXD ((uint16_t)0x00FF) å TIM_CR1_CEN ((uint16_t)0x0001) æ TIM_CR1_UDIS ((uint16_t)0x0002) ç TIM_CR1_URS ((uint16_t)0x0004) è TIM_CR1_OPM ((uint16_t)0x0008) é TIM_CR1_DIR ((uint16_t)0x0010) ë TIM_CR1_CMS ((uint16_t)0x0060) ì TIM_CR1_CMS_0 ((uint16_t)0x0020) í TIM_CR1_CMS_1 ((uint16_t)0x0040) ï TIM_CR1_ARPE ((uint16_t)0x0080) ñ TIM_CR1_CKD ((uint16_t)0x0300) ò TIM_CR1_CKD_0 ((uint16_t)0x0100) ó TIM_CR1_CKD_1 ((uint16_t)0x0200) ö TIM_CR2_CCPC ((uint16_t)0x0001) ÷ TIM_CR2_CCUS ((uint16_t)0x0004) ø TIM_CR2_CCDS ((uint16_t)0x0008) ú TIM_CR2_MMS ((uint16_t)0x0070) û TIM_CR2_MMS_0 ((uint16_t)0x0010) ü TIM_CR2_MMS_1 ((uint16_t)0x0020) ý TIM_CR2_MMS_2 ((uint16_t)0x0040) ÿ TIM_CR2_TI1S ((uint16_t)0x0080) !TIM_CR2_OIS1 ((uint16_t)0x0100) !TIM_CR2_OIS1N ((uint16_t)0x0200) !TIM_CR2_OIS2 ((uint16_t)0x0400) !TIM_CR2_OIS2N ((uint16_t)0x0800) !TIM_CR2_OIS3 ((uint16_t)0x1000)
!TIM_CR2_OIS3N ((uint16_t)0x2000) !TIM_CR2_OIS4 ((uint16_t)0x4000) !TIM_SMCR_SMS ((uint16_t)0x0007) !TIM_SMCR_SMS_0 ((uint16_t)0x0001) !TIM_SMCR_SMS_1 ((uint16_t)0x0002) !TIM_SMCR_SMS_2 ((uint16_t)0x0004) !TIM_SMCR_TS ((uint16_t)0x0070) !TIM_SMCR_TS_0 ((uint16_t)0x0010) !TIM_SMCR_TS_1 ((uint16_t)0x0020) !TIM_SMCR_TS_2 ((uint16_t)0x0040) !TIM_SMCR_MSM ((uint16_t)0x0080) !TIM_SMCR_ETF ((uint16_t)0x0F00) !TIM_SMCR_ETF_0 ((uint16_t)0x0100) !TIM_SMCR_ETF_1 ((uint16_t)0x0200) !TIM_SMCR_ETF_2 ((uint16_t)0x0400) !TIM_SMCR_ETF_3 ((uint16_t)0x0800) !TIM_SMCR_ETPS ((uint16_t)0x3000) !TIM_SMCR_ETPS_0 ((uint16_t)0x1000) !TIM_SMCR_ETPS_1 ((uint16_t)0x2000) !TIM_SMCR_ECE ((uint16_t)0x4000) !TIM_SMCR_ETP ((uint16_t)0x8000) £!TIM_DIER_UIE ((uint16_t)0x0001) ¤!TIM_DIER_CC1IE ((uint16_t)0x0002) ¥!TIM_DIER_CC2IE ((uint16_t)0x0004) ¦!TIM_DIER_CC3IE ((uint16_t)0x0008) §!TIM_DIER_CC4IE ((uint16_t)0x0010) ¨!TIM_DIER_COMIE ((uint16_t)0x0020) ©!TIM_DIER_TIE ((uint16_t)0x0040) ª!TIM_DIER_BIE ((uint16_t)0x0080) «!TIM_DIER_UDE ((uint16_t)0x0100) ¬!TIM_DIER_CC1DE ((uint16_t)0x0200) !TIM_DIER_CC2DE ((uint16_t)0x0400) ®!TIM_DIER_CC3DE ((uint16_t)0x0800) ¯!TIM_DIER_CC4DE ((uint16_t)0x1000) °!TIM_DIER_COMDE ((uint16_t)0x2000) ±!TIM_DIER_TDE ((uint16_t)0x4000) ´!TIM_SR_UIF ((uint16_t)0x0001) µ!TIM_SR_CC1IF ((uint16_t)0x0002) ¶!TIM_SR_CC2IF ((uint16_t)0x0004) ·!TIM_SR_CC3IF ((uint16_t)0x0008) ¸!TIM_SR_CC4IF ((uint16_t)0x0010) ¹!TIM_SR_COMIF ((uint16_t)0x0020) º!TIM_SR_TIF ((uint16_t)0x0040) »!TIM_SR_BIF ((uint16_t)0x0080) ¼!TIM_SR_CC1OF ((uint16_t)0x0200) ½!TIM_SR_CC2OF ((uint16_t)0x0400) ¾!TIM_SR_CC3OF ((uint16_t)0x0800) ¿!TIM_SR_CC4OF ((uint16_t)0x1000) Â!TIM_EGR_UG ((uint8_t)0x01) Ã!TIM_EGR_CC1G ((uint8_t)0x02) Ä!TIM_EGR_CC2G ((uint8_t)0x04) Å!TIM_EGR_CC3G ((uint8_t)0x08) Æ!TIM_EGR_CC4G ((uint8_t)0x10) Ç!TIM_EGR_COMG ((uint8_t)0x20) È!TIM_EGR_TG ((uint8_t)0x40) É!TIM_EGR_BG ((uint8_t)0x80) Ì!TIM_CCMR1_CC1S ((uint16_t)0x0003) Í!TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) Î!TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) Ð!TIM_CCMR1_OC1FE ((uint16_t)0x0004) Ñ!TIM_CCMR1_OC1PE ((uint16_t)0x0008) Ó!TIM_CCMR1_OC1M ((uint16_t)0x0070) Ô!TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) Õ!TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) Ö!TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) Ø!TIM_CCMR1_OC1CE ((uint16_t)0x0080) Ú!TIM_CCMR1_CC2S ((uint16_t)0x0300) Û!TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) Ü!TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) Þ!TIM_CCMR1_OC2FE ((uint16_t)0x0400) ß!TIM_CCMR1_OC2PE ((uint16_t)0x0800) á!TIM_CCMR1_OC2M ((uint16_t)0x7000) â!TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) ã!TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) ä!TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) æ!TIM_CCMR1_OC2CE ((uint16_t)0x8000) ê!TIM_CCMR1_IC1PSC ((uint16_t)0x000C) ë!TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) ì!TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) î!TIM_CCMR1_IC1F ((uint16_t)0x00F0) ï!TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) ð!TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) ñ!TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) ò!TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) ô!TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) õ!TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) ö!TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) ø!TIM_CCMR1_IC2F ((uint16_t)0xF000) ù!TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) ú!TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) û!TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) ü!TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) ÿ!TIM_CCMR2_CC3S ((uint16_t)0x0003) "TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) "TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) "TIM_CCMR2_OC3FE ((uint16_t)0x0004) "TIM_CCMR2_OC3PE ((uint16_t)0x0008) "TIM_CCMR2_OC3M ((uint16_t)0x0070) "TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) "TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) "TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) "TIM_CCMR2_OC3CE ((uint16_t)0x0080) "TIM_CCMR2_CC4S ((uint16_t)0x0300) "TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) "TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) "TIM_CCMR2_OC4FE ((uint16_t)0x0400) "TIM_CCMR2_OC4PE ((uint16_t)0x0800) "TIM_CCMR2_OC4M ((uint16_t)0x7000) "TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) "TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) "TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) "TIM_CCMR2_OC4CE ((uint16_t)0x8000) "TIM_CCMR2_IC3PSC ((uint16_t)0x000C) "TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) "TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) ¡"TIM_CCMR2_IC3F ((uint16_t)0x00F0) ¢"TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) £"TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) ¤"TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) ¥"TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) §"TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) ¨"TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) ©"TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) «"TIM_CCMR2_IC4F ((uint16_t)0xF000) ¬"TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) "TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) ®"TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) ¯"TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) ²"TIM_CCER_CC1E ((uint16_t)0x0001) ³"TIM_CCER_CC1P ((uint16_t)0x0002) ´"TIM_CCER_CC1NE ((uint16_t)0x0004) µ"TIM_CCER_CC1NP ((uint16_t)0x0008) ¶"TIM_CCER_CC2E ((uint16_t)0x0010) ·"TIM_CCER_CC2P ((uint16_t)0x0020) ¸"TIM_CCER_CC2NE ((uint16_t)0x0040) ¹"TIM_CCER_CC2NP ((uint16_t)0x0080) º"TIM_CCER_CC3E ((uint16_t)0x0100) »"TIM_CCER_CC3P ((uint16_t)0x0200) ¼"TIM_CCER_CC3NE ((uint16_t)0x0400) ½"TIM_CCER_CC3NP ((uint16_t)0x0800) ¾"TIM_CCER_CC4E ((uint16_t)0x1000) ¿"TIM_CCER_CC4P ((uint16_t)0x2000) À"TIM_CCER_CC4NP ((uint16_t)0x8000) Ã"TIM_CNT_CNT ((uint16_t)0xFFFF) Æ"TIM_PSC_PSC ((uint16_t)0xFFFF) É"TIM_ARR_ARR ((uint16_t)0xFFFF) Ì"TIM_RCR_REP ((uint8_t)0xFF) Ï"TIM_CCR1_CCR1 ((uint16_t)0xFFFF) Ò"TIM_CCR2_CCR2 ((uint16_t)0xFFFF) Õ"TIM_CCR3_CCR3 ((uint16_t)0xFFFF) Ø"TIM_CCR4_CCR4 ((uint16_t)0xFFFF) Û"TIM_BDTR_DTG ((uint16_t)0x00FF) Ü"TIM_BDTR_DTG_0 ((uint16_t)0x0001) Ý"TIM_BDTR_DTG_1 ((uint16_t)0x0002) Þ"TIM_BDTR_DTG_2 ((uint16_t)0x0004) ß"TIM_BDTR_DTG_3 ((uint16_t)0x0008) à"TIM_BDTR_DTG_4 ((uint16_t)0x0010) á"TIM_BDTR_DTG_5 ((uint16_t)0x0020) â"TIM_BDTR_DTG_6 ((uint16_t)0x0040) ã"TIM_BDTR_DTG_7 ((uint16_t)0x0080) å"TIM_BDTR_LOCK ((uint16_t)0x0300) æ"TIM_BDTR_LOCK_0 ((uint16_t)0x0100) ç"TIM_BDTR_LOCK_1 ((uint16_t)0x0200) é"TIM_BDTR_OSSI ((uint16_t)0x0400) ê"TIM_BDTR_OSSR ((uint16_t)0x0800) ë"TIM_BDTR_BKE ((uint16_t)0x1000) ì"TIM_BDTR_BKP ((uint16_t)0x2000) í"TIM_BDTR_AOE ((uint16_t)0x4000) î"TIM_BDTR_MOE ((uint16_t)0x8000) ñ"TIM_DCR_DBA ((uint16_t)0x001F) ò"TIM_DCR_DBA_0 ((uint16_t)0x0001) ó"TIM_DCR_DBA_1 ((uint16_t)0x0002) ô"TIM_DCR_DBA_2 ((uint16_t)0x0004) õ"TIM_DCR_DBA_3 ((uint16_t)0x0008) ö"TIM_DCR_DBA_4 ((uint16_t)0x0010) ø"TIM_DCR_DBL ((uint16_t)0x1F00) ù"TIM_DCR_DBL_0 ((uint16_t)0x0100) ú"TIM_DCR_DBL_1 ((uint16_t)0x0200) û"TIM_DCR_DBL_2 ((uint16_t)0x0400) ü"TIM_DCR_DBL_3 ((uint16_t)0x0800) ý"TIM_DCR_DBL_4 ((uint16_t)0x1000) #TIM_DMAR_DMAB ((uint16_t)0xFFFF) #RTC_CRH_SECIE ((uint8_t)0x01) #RTC_CRH_ALRIE ((uint8_t)0x02) #RTC_CRH_OWIE ((uint8_t)0x04) #RTC_CRL_SECF ((uint8_t)0x01) #RTC_CRL_ALRF ((uint8_t)0x02) #RTC_CRL_OWF ((uint8_t)0x04) #RTC_CRL_RSF ((uint8_t)0x08) #RTC_CRL_CNF ((uint8_t)0x10) #RTC_CRL_RTOFF ((uint8_t)0x20) #RTC_PRLH_PRL ((uint16_t)0x000F) #RTC_PRLL_PRL ((uint16_t)0xFFFF) #RTC_DIVH_RTC_DIV ((uint16_t)0x000F) #RTC_DIVL_RTC_DIV ((uint16_t)0xFFFF) ¢#RTC_CNTH_RTC_CNT ((uint16_t)0xFFFF) ¥#RTC_CNTL_RTC_CNT ((uint16_t)0xFFFF) ¨#RTC_ALRH_RTC_ALR ((uint16_t)0xFFFF) «#RTC_ALRL_RTC_ALR ((uint16_t)0xFFFF) ´#IWDG_KR_KEY ((uint16_t)0xFFFF) ·#IWDG_PR_PR ((uint8_t)0x07) ¸#IWDG_PR_PR_0 ((uint8_t)0x01) ¹#IWDG_PR_PR_1 ((uint8_t)0x02) º#IWDG_PR_PR_2 ((uint8_t)0x04) ½#IWDG_RLR_RL ((uint16_t)0x0FFF) À#IWDG_SR_PVU ((uint8_t)0x01) Á#IWDG_SR_RVU ((uint8_t)0x02) Ê#WWDG_CR_T ((uint8_t)0x7F) Ë#WWDG_CR_T0 ((uint8_t)0x01) Ì#WWDG_CR_T1 ((uint8_t)0x02) Í#WWDG_CR_T2 ((uint8_t)0x04) Î#WWDG_CR_T3 ((uint8_t)0x08) Ï#WWDG_CR_T4 ((uint8_t)0x10) Ð#WWDG_CR_T5 ((uint8_t)0x20) Ñ#WWDG_CR_T6 ((uint8_t)0x40) Ó#WWDG_CR_WDGA ((uint8_t)0x80) Ö#WWDG_CFR_W ((uint16_t)0x007F) ×#WWDG_CFR_W0 ((uint16_t)0x0001) Ø#WWDG_CFR_W1 ((uint16_t)0x0002) Ù#WWDG_CFR_W2 ((uint16_t)0x0004) Ú#WWDG_CFR_W3 ((uint16_t)0x0008) Û#WWDG_CFR_W4 ((uint16_t)0x0010) Ü#WWDG_CFR_W5 ((uint16_t)0x0020) Ý#WWDG_CFR_W6 ((uint16_t)0x0040) ß#WWDG_CFR_WDGTB ((uint16_t)0x0180) à#WWDG_CFR_WDGTB0 ((uint16_t)0x0080) á#WWDG_CFR_WDGTB1 ((uint16_t)0x0100) ã#WWDG_CFR_EWI ((uint16_t)0x0200) æ#WWDG_SR_EWIF ((uint8_t)0x01) ï#FSMC_BCR1_MBKEN ((uint32_t)0x00000001) ð#FSMC_BCR1_MUXEN ((uint32_t)0x00000002) ò#FSMC_BCR1_MTYP ((uint32_t)0x0000000C) ó#FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004) ô#FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008) ö#FSMC_BCR1_MWID ((uint32_t)0x00000030) ÷#FSMC_BCR1_MWID_0 ((uint32_t)0x00000010) ø#FSMC_BCR1_MWID_1 ((uint32_t)0x00000020) ú#FSMC_BCR1_FACCEN ((uint32_t)0x00000040) û#FSMC_BCR1_BURSTEN ((uint32_t)0x00000100) ü#FSMC_BCR1_WAITPOL ((uint32_t)0x00000200) ý#FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400) þ#FSMC_BCR1_WAITCFG ((uint32_t)0x00000800) ÿ#FSMC_BCR1_WREN ((uint32_t)0x00001000) $FSMC_BCR1_WAITEN ((uint32_t)0x00002000) $FSMC_BCR1_EXTMOD ((uint32_t)0x00004000) $FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) $FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000) $FSMC_BCR2_MBKEN ((uint32_t)0x00000001) $FSMC_BCR2_MUXEN ((uint32_t)0x00000002) $FSMC_BCR2_MTYP ((uint32_t)0x0000000C) $FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004) $FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008) $FSMC_BCR2_MWID ((uint32_t)0x00000030) $FSMC_BCR2_MWID_0 ((uint32_t)0x00000010) $FSMC_BCR2_MWID_1 ((uint32_t)0x00000020) $FSMC_BCR2_FACCEN ((uint32_t)0x00000040) $FSMC_BCR2_BURSTEN ((uint32_t)0x00000100) $FSMC_BCR2_WAITPOL ((uint32_t)0x00000200) $FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400) $FSMC_BCR2_WAITCFG ((uint32_t)0x00000800) $FSMC_BCR2_WREN ((uint32_t)0x00001000) $FSMC_BCR2_WAITEN ((uint32_t)0x00002000) $FSMC_BCR2_EXTMOD ((uint32_t)0x00004000) $FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) $FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000) $FSMC_BCR3_MBKEN ((uint32_t)0x00000001) $FSMC_BCR3_MUXEN ((uint32_t)0x00000002) $FSMC_BCR3_MTYP ((uint32_t)0x0000000C) ¡$FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004) ¢$FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008) ¤$FSMC_BCR3_MWID ((uint32_t)0x00000030) ¥$FSMC_BCR3_MWID_0 ((uint32_t)0x00000010) ¦$FSMC_BCR3_MWID_1 ((uint32_t)0x00000020) ¨$FSMC_BCR3_FACCEN ((uint32_t)0x00000040) ©$FSMC_BCR3_BURSTEN ((uint32_t)0x00000100) ª$FSMC_BCR3_WAITPOL ((uint32_t)0x00000200) «$FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400) ¬$FSMC_BCR3_WAITCFG ((uint32_t)0x00000800) $FSMC_BCR3_WREN ((uint32_t)0x00001000) ®$FSMC_BCR3_WAITEN ((uint32_t)0x00002000) ¯$FSMC_BCR3_EXTMOD ((uint32_t)0x00004000) °$FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) ±$FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000) ´$FSMC_BCR4_MBKEN ((uint32_t)0x00000001) µ$FSMC_BCR4_MUXEN ((uint32_t)0x00000002) ·$FSMC_BCR4_MTYP ((uint32_t)0x0000000C) ¸$FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004) ¹$FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008) »$FSMC_BCR4_MWID ((uint32_t)0x00000030) ¼$FSMC_BCR4_MWID_0 ((uint32_t)0x00000010) ½$FSMC_BCR4_MWID_1 ((uint32_t)0x00000020) ¿$FSMC_BCR4_FACCEN ((uint32_t)0x00000040) À$FSMC_BCR4_BURSTEN ((uint32_t)0x00000100) Á$FSMC_BCR4_WAITPOL ((uint32_t)0x00000200) Â$FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400) Ã$FSMC_BCR4_WAITCFG ((uint32_t)0x00000800) Ä$FSMC_BCR4_WREN ((uint32_t)0x00001000) Å$FSMC_BCR4_WAITEN ((uint32_t)0x00002000) Æ$FSMC_BCR4_EXTMOD ((uint32_t)0x00004000) Ç$FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) È$FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000) Ë$FSMC_BTR1_ADDSET ((uint32_t)0x0000000F) Ì$FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) Í$FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) Î$FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) Ï$FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) Ñ$FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0) Ò$FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) Ó$FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) Ô$FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) Õ$FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) ×$FSMC_BTR1_DATAST ((uint32_t)0x0000FF00) Ø$FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100) Ù$FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200) Ú$FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400) Û$FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800) Ý$FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000) Þ$FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) ß$FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) à$FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) á$FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) ã$FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000) ä$FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) å$FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) æ$FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) ç$FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) é$FSMC_BTR1_DATLAT ((uint32_t)0x0F000000) ê$FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) ë$FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) ì$FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) í$FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) ï$FSMC_BTR1_ACCMOD ((uint32_t)0x30000000) ð$FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) ñ$FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) ô$FSMC_BTR2_ADDSET ((uint32_t)0x0000000F) õ$FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) ö$FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) ÷$FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) ø$FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) ú$FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0) û$FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) ü$FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) ý$FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) þ$FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) %FSMC_BTR2_DATAST ((uint32_t)0x0000FF00) %FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100) %FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200) %FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400) %FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800) %FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000) %FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) %FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) %FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) %FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) %FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000) %FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) %FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) %FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) %FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) %FSMC_BTR2_DATLAT ((uint32_t)0x0F000000) %FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) %FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) %FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) %FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) %FSMC_BTR2_ACCMOD ((uint32_t)0x30000000) %FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) %FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) %FSMC_BTR3_ADDSET ((uint32_t)0x0000000F) %FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) %FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) %FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) ¡%FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) £%FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0) ¤%FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) ¥%FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) ¦%FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) §%FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) ©%FSMC_BTR3_DATAST ((uint32_t)0x0000FF00) ª%FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100) «%FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200) ¬%FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400) %FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800) ¯%FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000) °%FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) ±%FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) ²%FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) ³%FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) µ%FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000) ¶%FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) ·%FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) ¸%FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) ¹%FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) »%FSMC_BTR3_DATLAT ((uint32_t)0x0F000000) ¼%FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) ½%FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) ¾%FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) ¿%FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) Á%FSMC_BTR3_ACCMOD ((uint32_t)0x30000000) Â%FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) Ã%FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) Æ%FSMC_BTR4_ADDSET ((uint32_t)0x0000000F) Ç%FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) È%FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) É%FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) Ê%FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) Ì%FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0) Í%FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) Î%FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) Ï%FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) Ð%FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) Ò%FSMC_BTR4_DATAST ((uint32_t)0x0000FF00) Ó%FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100) Ô%FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200) Õ%FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400) Ö%FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800) Ø%FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000) Ù%FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) Ú%FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) Û%FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) Ü%FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) Þ%FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000) ß%FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) à%FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) á%FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) â%FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) ä%FSMC_BTR4_DATLAT ((uint32_t)0x0F000000) å%FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) æ%FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) ç%FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) è%FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) ê%FSMC_BTR4_ACCMOD ((uint32_t)0x30000000) ë%FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) ì%FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) ï%FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F) ð%FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) ñ%FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) ò%FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) ó%FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) õ%FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) ö%FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) ÷%FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) ø%FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) ù%FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) û%FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00) ü%FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) ý%FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) þ%FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) ÿ%FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) &FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) &FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) &FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) &FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000)
&FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) &FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000) &FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) &FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) &FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) &FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) &FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000) &FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) &FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) &FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F) &FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) &FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) &FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) &FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) &FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) &FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) &FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) &FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) &FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) &FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00) &FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) &FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) ¡&FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) ¢&FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) ¤&FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) ¥&FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) ¦&FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) §&FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) ¨&FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) ª&FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000) «&FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) ¬&FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) &FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) ®&FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) °&FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000) ±&FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) ²&FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) µ&FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F) ¶&FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) ·&FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) ¸&FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) ¹&FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) »&FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) ¼&FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) ½&FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) ¾&FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) ¿&FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) Á&FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00) Â&FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) Ã&FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) Ä&FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) Å&FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) Ç&FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) È&FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) É&FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) Ê&FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) Ë&FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) Í&FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000) Î&FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) Ï&FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) Ð&FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) Ñ&FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) Ó&FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000) Ô&FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) Õ&FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) Ø&FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F) Ù&FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) Ú&FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) Û&FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) Ü&FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) Þ&FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) ß&FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) à&FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) á&FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) â&FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) ä&FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00) å&FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) æ&FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) ç&FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) è&FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) ê&FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) ë&FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) ì&FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) í&FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) î&FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) ð&FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000) ñ&FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) ò&FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) ó&FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) ô&FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) ö&FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000) ÷&FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) ø&FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) û&FSMC_PCR2_PWAITEN ((uint32_t)0x00000002) ü&FSMC_PCR2_PBKEN ((uint32_t)0x00000004) ý&FSMC_PCR2_PTYP ((uint32_t)0x00000008) ÿ&FSMC_PCR2_PWID ((uint32_t)0x00000030) 'FSMC_PCR2_PWID_0 ((uint32_t)0x00000010) 'FSMC_PCR2_PWID_1 ((uint32_t)0x00000020) 'FSMC_PCR2_ECCEN ((uint32_t)0x00000040)
'FSMC_PCR2_TCLR ((uint32_t)0x00001E00) 'FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200) 'FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400) 'FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800) 'FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000) 'FSMC_PCR2_TAR ((uint32_t)0x0001E000) 'FSMC_PCR2_TAR_0 ((uint32_t)0x00002000) 'FSMC_PCR2_TAR_1 ((uint32_t)0x00004000) 'FSMC_PCR2_TAR_2 ((uint32_t)0x00008000) 'FSMC_PCR2_TAR_3 ((uint32_t)0x00010000) 'FSMC_PCR2_ECCPS ((uint32_t)0x000E0000) 'FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) 'FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) 'FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) 'FSMC_PCR3_PWAITEN ((uint32_t)0x00000002) 'FSMC_PCR3_PBKEN ((uint32_t)0x00000004) 'FSMC_PCR3_PTYP ((uint32_t)0x00000008) 'FSMC_PCR3_PWID ((uint32_t)0x00000030) 'FSMC_PCR3_PWID_0 ((uint32_t)0x00000010) 'FSMC_PCR3_PWID_1 ((uint32_t)0x00000020) 'FSMC_PCR3_ECCEN ((uint32_t)0x00000040) ¡'FSMC_PCR3_TCLR ((uint32_t)0x00001E00) ¢'FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200) £'FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400) ¤'FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800) ¥'FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000) §'FSMC_PCR3_TAR ((uint32_t)0x0001E000) ¨'FSMC_PCR3_TAR_0 ((uint32_t)0x00002000) ©'FSMC_PCR3_TAR_1 ((uint32_t)0x00004000) ª'FSMC_PCR3_TAR_2 ((uint32_t)0x00008000) «'FSMC_PCR3_TAR_3 ((uint32_t)0x00010000) 'FSMC_PCR3_ECCPS ((uint32_t)0x000E0000) ®'FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) ¯'FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) °'FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) ³'FSMC_PCR4_PWAITEN ((uint32_t)0x00000002) ´'FSMC_PCR4_PBKEN ((uint32_t)0x00000004) µ'FSMC_PCR4_PTYP ((uint32_t)0x00000008) ·'FSMC_PCR4_PWID ((uint32_t)0x00000030) ¸'FSMC_PCR4_PWID_0 ((uint32_t)0x00000010) ¹'FSMC_PCR4_PWID_1 ((uint32_t)0x00000020) »'FSMC_PCR4_ECCEN ((uint32_t)0x00000040) ½'FSMC_PCR4_TCLR ((uint32_t)0x00001E00) ¾'FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200) ¿'FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400) À'FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800) Á'FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000) Ã'FSMC_PCR4_TAR ((uint32_t)0x0001E000) Ä'FSMC_PCR4_TAR_0 ((uint32_t)0x00002000) Å'FSMC_PCR4_TAR_1 ((uint32_t)0x00004000) Æ'FSMC_PCR4_TAR_2 ((uint32_t)0x00008000) Ç'FSMC_PCR4_TAR_3 ((uint32_t)0x00010000) É'FSMC_PCR4_ECCPS ((uint32_t)0x000E0000) Ê'FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) Ë'FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) Ì'FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) Ï'FSMC_SR2_IRS ((uint8_t)0x01) Ð'FSMC_SR2_ILS ((uint8_t)0x02) Ñ'FSMC_SR2_IFS ((uint8_t)0x04) Ò'FSMC_SR2_IREN ((uint8_t)0x08) Ó'FSMC_SR2_ILEN ((uint8_t)0x10) Ô'FSMC_SR2_IFEN ((uint8_t)0x20) Õ'FSMC_SR2_FEMPT ((uint8_t)0x40) Ø'FSMC_SR3_IRS ((uint8_t)0x01) Ù'FSMC_SR3_ILS ((uint8_t)0x02) Ú'FSMC_SR3_IFS ((uint8_t)0x04) Û'FSMC_SR3_IREN ((uint8_t)0x08) Ü'FSMC_SR3_ILEN ((uint8_t)0x10) Ý'FSMC_SR3_IFEN ((uint8_t)0x20) Þ'FSMC_SR3_FEMPT ((uint8_t)0x40) á'FSMC_SR4_IRS ((uint8_t)0x01) â'FSMC_SR4_ILS ((uint8_t)0x02) ã'FSMC_SR4_IFS ((uint8_t)0x04) ä'FSMC_SR4_IREN ((uint8_t)0x08) å'FSMC_SR4_ILEN ((uint8_t)0x10) æ'FSMC_SR4_IFEN ((uint8_t)0x20) ç'FSMC_SR4_FEMPT ((uint8_t)0x40) ê'FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) ë'FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) ì'FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) í'FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) î'FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) ï'FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) ð'FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) ñ'FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) ò'FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) ô'FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) õ'FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) ö'FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) ÷'FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) ø'FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) ù'FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) ú'FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) û'FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) ü'FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) þ'FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) ÿ'FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) (FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) (FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) (FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) (FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) (FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000)
(FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) (FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) (FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) (FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) (FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) (FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) (FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) (FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) (FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) (FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) (FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) (FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) (FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) (FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) (FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) (FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) (FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) (FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) (FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) (FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) (FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) (FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) (FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) (FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) ¡(FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) ¢(FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) £(FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) ¤(FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) ¥(FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) §(FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) ¨(FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) ©(FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) ª(FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) «(FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) ¬(FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) (FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) ®(FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) ¯(FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) ±(FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) ²(FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) ³(FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) ´(FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) µ(FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) ¶(FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) ·(FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) ¸(FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) ¹(FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) ¼(FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) ½(FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) ¾(FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) ¿(FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) À(FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) Á(FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) Â(FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) Ã(FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) Ä(FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) Æ(FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) Ç(FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) È(FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) É(FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) Ê(FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) Ë(FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) Ì(FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) Í(FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) Î(FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) Ð(FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) Ñ(FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) Ò(FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) Ó(FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) Ô(FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) Õ(FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) Ö(FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) ×(FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) Ø(FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) Ú(FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) Û(FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) Ü(FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) Ý(FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) Þ(FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) ß(FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) à(FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) á(FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) â(FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) å(FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) æ(FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) ç(FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) è(FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) é(FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) ê(FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) ë(FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) ì(FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) í(FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) ï(FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) ð(FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) ñ(FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) ò(FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) ó(FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) ô(FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) õ(FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) ö(FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) ÷(FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) ù(FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) ú(FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) û(FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) ü(FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) ý(FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) þ(FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) ÿ(FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) )FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) )FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) )FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) )FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000)
)FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) )FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) )FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) )FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) )FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) )FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) )FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) )FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) )FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) )FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) )FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) )FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) )FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) )FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) )FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) )FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) )FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) )FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) )FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) )FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) )FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) )FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) )FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) )FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) )FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) ¢)FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) £)FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) ¤)FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) ¥)FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) ¦)FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) §)FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) ¨)FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) ©)FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) ª)FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) ¬)FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) )FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) ®)FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) ¯)FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) °)FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) ±)FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) ²)FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) ³)FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) ´)FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) ·)FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) ¸)FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) ¹)FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) º)FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) »)FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) ¼)FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) ½)FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) ¾)FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) ¿)FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) Á)FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) Â)FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) Ã)FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) Ä)FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) Å)FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) Æ)FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) Ç)FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) È)FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) É)FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) Ë)FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) Ì)FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) Í)FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) Î)FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) Ï)FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) Ð)FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) Ñ)FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) Ò)FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) Ó)FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) Õ)FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) Ö)FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) ×)FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) Ø)FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) Ù)FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) Ú)FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) Û)FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) Ü)FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) Ý)FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) à)FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF) á)FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) â)FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) ã)FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) ä)FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) å)FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) æ)FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) ç)FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) è)FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) ê)FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) ë)FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) ì)FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) í)FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) î)FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) ï)FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) ð)FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) ñ)FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) ò)FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) ô)FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) õ)FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) ö)FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) ÷)FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) ø)FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) ù)FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) ú)FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) û)FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) ü)FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) þ)FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) ÿ)FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) *FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) *FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) *FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) *FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) *FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000)
*FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) *FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) *FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) *FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) *SDIO_POWER_PWRCTRL ((uint8_t)0x03) *SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01) *SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02) *SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF) *SDIO_CLKCR_CLKEN ((uint16_t)0x0100) *SDIO_CLKCR_PWRSAV ((uint16_t)0x0200) *SDIO_CLKCR_BYPASS ((uint16_t)0x0400) *SDIO_CLKCR_WIDBUS ((uint16_t)0x1800) *SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800) ¡*SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000) £*SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000) ¤*SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000) §*SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) ª*SDIO_CMD_CMDINDEX ((uint16_t)0x003F) ¬*SDIO_CMD_WAITRESP ((uint16_t)0x00C0) *SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040) ®*SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080) °*SDIO_CMD_WAITINT ((uint16_t)0x0100) ±*SDIO_CMD_WAITPEND ((uint16_t)0x0200) ²*SDIO_CMD_CPSMEN ((uint16_t)0x0400) ³*SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800) ´*SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000) µ*SDIO_CMD_NIEN ((uint16_t)0x2000) ¶*SDIO_CMD_CEATACMD ((uint16_t)0x4000) ¹*SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F) ¼*SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) ¿*SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) Â*SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) Å*SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) È*SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) Ë*SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) Î*SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) Ñ*SDIO_DCTRL_DTEN ((uint16_t)0x0001) Ò*SDIO_DCTRL_DTDIR ((uint16_t)0x0002) Ó*SDIO_DCTRL_DTMODE ((uint16_t)0x0004) Ô*SDIO_DCTRL_DMAEN ((uint16_t)0x0008) Ö*SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0) ×*SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010) Ø*SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020) Ù*SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040) Ú*SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080) Ü*SDIO_DCTRL_RWSTART ((uint16_t)0x0100) Ý*SDIO_DCTRL_RWSTOP ((uint16_t)0x0200) Þ*SDIO_DCTRL_RWMOD ((uint16_t)0x0400) ß*SDIO_DCTRL_SDIOEN ((uint16_t)0x0800) â*SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) å*SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) æ*SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) ç*SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) è*SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) é*SDIO_STA_TXUNDERR ((uint32_t)0x00000010) ê*SDIO_STA_RXOVERR ((uint32_t)0x00000020) ë*SDIO_STA_CMDREND ((uint32_t)0x00000040) ì*SDIO_STA_CMDSENT ((uint32_t)0x00000080) í*SDIO_STA_DATAEND ((uint32_t)0x00000100) î*SDIO_STA_STBITERR ((uint32_t)0x00000200) ï*SDIO_STA_DBCKEND ((uint32_t)0x00000400) ð*SDIO_STA_CMDACT ((uint32_t)0x00000800) ñ*SDIO_STA_TXACT ((uint32_t)0x00001000) ò*SDIO_STA_RXACT ((uint32_t)0x00002000) ó*SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) ô*SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) õ*SDIO_STA_TXFIFOF ((uint32_t)0x00010000) ö*SDIO_STA_RXFIFOF ((uint32_t)0x00020000) ÷*SDIO_STA_TXFIFOE ((uint32_t)0x00040000) ø*SDIO_STA_RXFIFOE ((uint32_t)0x00080000) ù*SDIO_STA_TXDAVL ((uint32_t)0x00100000) ú*SDIO_STA_RXDAVL ((uint32_t)0x00200000) û*SDIO_STA_SDIOIT ((uint32_t)0x00400000) ü*SDIO_STA_CEATAEND ((uint32_t)0x00800000) ÿ*SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) +SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) +SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) +SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) +SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) +SDIO_ICR_RXOVERRC ((uint32_t)0x00000020)
+SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) +SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) +SDIO_ICR_DATAENDC ((uint32_t)0x00000100) +SDIO_ICR_STBITERRC ((uint32_t)0x00000200) +SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) +SDIO_ICR_SDIOITC ((uint32_t)0x00400000) +SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) +SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) +SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) +SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) +SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) +SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) +SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) +SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) +SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) +SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) +SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) +SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) +SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) +SDIO_MASK_TXACTIE ((uint32_t)0x00001000) +SDIO_MASK_RXACTIE ((uint32_t)0x00002000) +SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) +SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) +SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) +SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) +SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) ¡+SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) ¢+SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) £+SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) ¤+SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) ¥+SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) ¨+SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) «+SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) µ+USB_EP0R_EA ((uint16_t)0x000F) ·+USB_EP0R_STAT_TX ((uint16_t)0x0030) ¸+USB_EP0R_STAT_TX_0 ((uint16_t)0x0010) ¹+USB_EP0R_STAT_TX_1 ((uint16_t)0x0020) »+USB_EP0R_DTOG_TX ((uint16_t)0x0040) ¼+USB_EP0R_CTR_TX ((uint16_t)0x0080) ½+USB_EP0R_EP_KIND ((uint16_t)0x0100) ¿+USB_EP0R_EP_TYPE ((uint16_t)0x0600) À+USB_EP0R_EP_TYPE_0 ((uint16_t)0x0200) Á+USB_EP0R_EP_TYPE_1 ((uint16_t)0x0400) Ã+USB_EP0R_SETUP ((uint16_t)0x0800) Å+USB_EP0R_STAT_RX ((uint16_t)0x3000) Æ+USB_EP0R_STAT_RX_0 ((uint16_t)0x1000) Ç+USB_EP0R_STAT_RX_1 ((uint16_t)0x2000) É+USB_EP0R_DTOG_RX ((uint16_t)0x4000) Ê+USB_EP0R_CTR_RX ((uint16_t)0x8000) Í+USB_EP1R_EA ((uint16_t)0x000F) Ï+USB_EP1R_STAT_TX ((uint16_t)0x0030) Ð+USB_EP1R_STAT_TX_0 ((uint16_t)0x0010) Ñ+USB_EP1R_STAT_TX_1 ((uint16_t)0x0020) Ó+USB_EP1R_DTOG_TX ((uint16_t)0x0040) Ô+USB_EP1R_CTR_TX ((uint16_t)0x0080) Õ+USB_EP1R_EP_KIND ((uint16_t)0x0100) ×+USB_EP1R_EP_TYPE ((uint16_t)0x0600) Ø+USB_EP1R_EP_TYPE_0 ((uint16_t)0x0200) Ù+USB_EP1R_EP_TYPE_1 ((uint16_t)0x0400) Û+USB_EP1R_SETUP ((uint16_t)0x0800) Ý+USB_EP1R_STAT_RX ((uint16_t)0x3000) Þ+USB_EP1R_STAT_RX_0 ((uint16_t)0x1000) ß+USB_EP1R_STAT_RX_1 ((uint16_t)0x2000) á+USB_EP1R_DTOG_RX ((uint16_t)0x4000) â+USB_EP1R_CTR_RX ((uint16_t)0x8000) å+USB_EP2R_EA ((uint16_t)0x000F) ç+USB_EP2R_STAT_TX ((uint16_t)0x0030) è+USB_EP2R_STAT_TX_0 ((uint16_t)0x0010) é+USB_EP2R_STAT_TX_1 ((uint16_t)0x0020) ë+USB_EP2R_DTOG_TX ((uint16_t)0x0040) ì+USB_EP2R_CTR_TX ((uint16_t)0x0080) í+USB_EP2R_EP_KIND ((uint16_t)0x0100) ï+USB_EP2R_EP_TYPE ((uint16_t)0x0600) ð+USB_EP2R_EP_TYPE_0 ((uint16_t)0x0200) ñ+USB_EP2R_EP_TYPE_1 ((uint16_t)0x0400) ó+USB_EP2R_SETUP ((uint16_t)0x0800) õ+USB_EP2R_STAT_RX ((uint16_t)0x3000) ö+USB_EP2R_STAT_RX_0 ((uint16_t)0x1000) ÷+USB_EP2R_STAT_RX_1 ((uint16_t)0x2000) ù+USB_EP2R_DTOG_RX ((uint16_t)0x4000) ú+USB_EP2R_CTR_RX ((uint16_t)0x8000) ý+USB_EP3R_EA ((uint16_t)0x000F) ÿ+USB_EP3R_STAT_TX ((uint16_t)0x0030) ,USB_EP3R_STAT_TX_0 ((uint16_t)0x0010) ,USB_EP3R_STAT_TX_1 ((uint16_t)0x0020) ,USB_EP3R_DTOG_TX ((uint16_t)0x0040) ,USB_EP3R_CTR_TX ((uint16_t)0x0080)
,USB_EP3R_EP_KIND ((uint16_t)0x0100) ,USB_EP3R_EP_TYPE ((uint16_t)0x0600) ,USB_EP3R_EP_TYPE_0 ((uint16_t)0x0200) ,USB_EP3R_EP_TYPE_1 ((uint16_t)0x0400) ,USB_EP3R_SETUP ((uint16_t)0x0800) ,USB_EP3R_STAT_RX ((uint16_t)0x3000) ,USB_EP3R_STAT_RX_0 ((uint16_t)0x1000) ,USB_EP3R_STAT_RX_1 ((uint16_t)0x2000) ,USB_EP3R_DTOG_RX ((uint16_t)0x4000) ,USB_EP3R_CTR_RX ((uint16_t)0x8000) ,USB_EP4R_EA ((uint16_t)0x000F) ,USB_EP4R_STAT_TX ((uint16_t)0x0030) ,USB_EP4R_STAT_TX_0 ((uint16_t)0x0010) ,USB_EP4R_STAT_TX_1 ((uint16_t)0x0020) ,USB_EP4R_DTOG_TX ((uint16_t)0x0040) ,USB_EP4R_CTR_TX ((uint16_t)0x0080) ,USB_EP4R_EP_KIND ((uint16_t)0x0100) ,USB_EP4R_EP_TYPE ((uint16_t)0x0600) ,USB_EP4R_EP_TYPE_0 ((uint16_t)0x0200) ¡,USB_EP4R_EP_TYPE_1 ((uint16_t)0x0400) £,USB_EP4R_SETUP ((uint16_t)0x0800) ¥,USB_EP4R_STAT_RX ((uint16_t)0x3000) ¦,USB_EP4R_STAT_RX_0 ((uint16_t)0x1000) §,USB_EP4R_STAT_RX_1 ((uint16_t)0x2000) ©,USB_EP4R_DTOG_RX ((uint16_t)0x4000) ª,USB_EP4R_CTR_RX ((uint16_t)0x8000) ,USB_EP5R_EA ((uint16_t)0x000F) ¯,USB_EP5R_STAT_TX ((uint16_t)0x0030) °,USB_EP5R_STAT_TX_0 ((uint16_t)0x0010) ±,USB_EP5R_STAT_TX_1 ((uint16_t)0x0020) ³,USB_EP5R_DTOG_TX ((uint16_t)0x0040) ´,USB_EP5R_CTR_TX ((uint16_t)0x0080) µ,USB_EP5R_EP_KIND ((uint16_t)0x0100) ·,USB_EP5R_EP_TYPE ((uint16_t)0x0600) ¸,USB_EP5R_EP_TYPE_0 ((uint16_t)0x0200) ¹,USB_EP5R_EP_TYPE_1 ((uint16_t)0x0400) »,USB_EP5R_SETUP ((uint16_t)0x0800) ½,USB_EP5R_STAT_RX ((uint16_t)0x3000) ¾,USB_EP5R_STAT_RX_0 ((uint16_t)0x1000) ¿,USB_EP5R_STAT_RX_1 ((uint16_t)0x2000) Á,USB_EP5R_DTOG_RX ((uint16_t)0x4000) Â,USB_EP5R_CTR_RX ((uint16_t)0x8000) Å,USB_EP6R_EA ((uint16_t)0x000F) Ç,USB_EP6R_STAT_TX ((uint16_t)0x0030) È,USB_EP6R_STAT_TX_0 ((uint16_t)0x0010) É,USB_EP6R_STAT_TX_1 ((uint16_t)0x0020) Ë,USB_EP6R_DTOG_TX ((uint16_t)0x0040) Ì,USB_EP6R_CTR_TX ((uint16_t)0x0080) Í,USB_EP6R_EP_KIND ((uint16_t)0x0100) Ï,USB_EP6R_EP_TYPE ((uint16_t)0x0600) Ð,USB_EP6R_EP_TYPE_0 ((uint16_t)0x0200) Ñ,USB_EP6R_EP_TYPE_1 ((uint16_t)0x0400) Ó,USB_EP6R_SETUP ((uint16_t)0x0800) Õ,USB_EP6R_STAT_RX ((uint16_t)0x3000) Ö,USB_EP6R_STAT_RX_0 ((uint16_t)0x1000) ×,USB_EP6R_STAT_RX_1 ((uint16_t)0x2000) Ù,USB_EP6R_DTOG_RX ((uint16_t)0x4000) Ú,USB_EP6R_CTR_RX ((uint16_t)0x8000) Ý,USB_EP7R_EA ((uint16_t)0x000F) ß,USB_EP7R_STAT_TX ((uint16_t)0x0030) à,USB_EP7R_STAT_TX_0 ((uint16_t)0x0010) á,USB_EP7R_STAT_TX_1 ((uint16_t)0x0020) ã,USB_EP7R_DTOG_TX ((uint16_t)0x0040) ä,USB_EP7R_CTR_TX ((uint16_t)0x0080) å,USB_EP7R_EP_KIND ((uint16_t)0x0100) ç,USB_EP7R_EP_TYPE ((uint16_t)0x0600) è,USB_EP7R_EP_TYPE_0 ((uint16_t)0x0200) é,USB_EP7R_EP_TYPE_1 ((uint16_t)0x0400) ë,USB_EP7R_SETUP ((uint16_t)0x0800) í,USB_EP7R_STAT_RX ((uint16_t)0x3000) î,USB_EP7R_STAT_RX_0 ((uint16_t)0x1000) ï,USB_EP7R_STAT_RX_1 ((uint16_t)0x2000) ñ,USB_EP7R_DTOG_RX ((uint16_t)0x4000) ò,USB_EP7R_CTR_RX ((uint16_t)0x8000) ö,USB_CNTR_FRES ((uint16_t)0x0001) ÷,USB_CNTR_PDWN ((uint16_t)0x0002) ø,USB_CNTR_LP_MODE ((uint16_t)0x0004) ù,USB_CNTR_FSUSP ((uint16_t)0x0008) ú,USB_CNTR_RESUME ((uint16_t)0x0010) û,USB_CNTR_ESOFM ((uint16_t)0x0100) ü,USB_CNTR_SOFM ((uint16_t)0x0200) ý,USB_CNTR_RESETM ((uint16_t)0x0400) þ,USB_CNTR_SUSPM ((uint16_t)0x0800) ÿ,USB_CNTR_WKUPM ((uint16_t)0x1000) -USB_CNTR_ERRM ((uint16_t)0x2000) -USB_CNTR_PMAOVRM ((uint16_t)0x4000) -USB_CNTR_CTRM ((uint16_t)0x8000)
-USB_ISTR_EP_ID ((uint16_t)0x000F) -USB_ISTR_DIR ((uint16_t)0x0010) -USB_ISTR_ESOF ((uint16_t)0x0100) -USB_ISTR_SOF ((uint16_t)0x0200) -USB_ISTR_RESET ((uint16_t)0x0400) -USB_ISTR_SUSP ((uint16_t)0x0800) -USB_ISTR_WKUP ((uint16_t)0x1000) -USB_ISTR_ERR ((uint16_t)0x2000) -USB_ISTR_PMAOVR ((uint16_t)0x4000) -USB_ISTR_CTR ((uint16_t)0x8000) -USB_FNR_FN ((uint16_t)0x07FF) -USB_FNR_LSOF ((uint16_t)0x1800) -USB_FNR_LCK ((uint16_t)0x2000) -USB_FNR_RXDM ((uint16_t)0x4000) -USB_FNR_RXDP ((uint16_t)0x8000) -USB_DADDR_ADD ((uint8_t)0x7F) -USB_DADDR_ADD0 ((uint8_t)0x01) -USB_DADDR_ADD1 ((uint8_t)0x02) -USB_DADDR_ADD2 ((uint8_t)0x04) -USB_DADDR_ADD3 ((uint8_t)0x08) -USB_DADDR_ADD4 ((uint8_t)0x10) -USB_DADDR_ADD5 ((uint8_t)0x20) -USB_DADDR_ADD6 ((uint8_t)0x40) ¡-USB_DADDR_EF ((uint8_t)0x80) ¤-USB_BTABLE_BTABLE ((uint16_t)0xFFF8) ¨-USB_ADDR0_TX_ADDR0_TX ((uint16_t)0xFFFE) «-USB_ADDR1_TX_ADDR1_TX ((uint16_t)0xFFFE) ®-USB_ADDR2_TX_ADDR2_TX ((uint16_t)0xFFFE) ±-USB_ADDR3_TX_ADDR3_TX ((uint16_t)0xFFFE) ´-USB_ADDR4_TX_ADDR4_TX ((uint16_t)0xFFFE) ·-USB_ADDR5_TX_ADDR5_TX ((uint16_t)0xFFFE) º-USB_ADDR6_TX_ADDR6_TX ((uint16_t)0xFFFE) ½-USB_ADDR7_TX_ADDR7_TX ((uint16_t)0xFFFE) Â-USB_COUNT0_TX_COUNT0_TX ((uint16_t)0x03FF) Å-USB_COUNT1_TX_COUNT1_TX ((uint16_t)0x03FF) È-USB_COUNT2_TX_COUNT2_TX ((uint16_t)0x03FF) Ë-USB_COUNT3_TX_COUNT3_TX ((uint16_t)0x03FF) Î-USB_COUNT4_TX_COUNT4_TX ((uint16_t)0x03FF) Ñ-USB_COUNT5_TX_COUNT5_TX ((uint16_t)0x03FF) Ô-USB_COUNT6_TX_COUNT6_TX ((uint16_t)0x03FF) ×-USB_COUNT7_TX_COUNT7_TX ((uint16_t)0x03FF) Ü-USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF) ß-USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000) â-USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF) å-USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000) è-USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF) ë-USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000) î-USB_COUNT3_TX_0_COUNT3_TX_0 ((uint16_t)0x000003FF) ñ-USB_COUNT3_TX_1_COUNT3_TX_1 ((uint16_t)0x03FF0000) ô-USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF) ÷-USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000) ú-USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF) ý-USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000) .USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF) .USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000) .USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF) .USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000) .USB_ADDR0_RX_ADDR0_RX ((uint16_t)0xFFFE) .USB_ADDR1_RX_ADDR1_RX ((uint16_t)0xFFFE) .USB_ADDR2_RX_ADDR2_RX ((uint16_t)0xFFFE) .USB_ADDR3_RX_ADDR3_RX ((uint16_t)0xFFFE) .USB_ADDR4_RX_ADDR4_RX ((uint16_t)0xFFFE) .USB_ADDR5_RX_ADDR5_RX ((uint16_t)0xFFFE) .USB_ADDR6_RX_ADDR6_RX ((uint16_t)0xFFFE) £.USB_ADDR7_RX_ADDR7_RX ((uint16_t)0xFFFE) ¨.USB_COUNT0_RX_COUNT0_RX ((uint16_t)0x03FF) ª.USB_COUNT0_RX_NUM_BLOCK ((uint16_t)0x7C00) «.USB_COUNT0_RX_NUM_BLOCK_0 ((uint16_t)0x0400) ¬.USB_COUNT0_RX_NUM_BLOCK_1 ((uint16_t)0x0800) .USB_COUNT0_RX_NUM_BLOCK_2 ((uint16_t)0x1000) ®.USB_COUNT0_RX_NUM_BLOCK_3 ((uint16_t)0x2000) ¯.USB_COUNT0_RX_NUM_BLOCK_4 ((uint16_t)0x4000) ±.USB_COUNT0_RX_BLSIZE ((uint16_t)0x8000) ´.USB_COUNT1_RX_COUNT1_RX ((uint16_t)0x03FF) ¶.USB_COUNT1_RX_NUM_BLOCK ((uint16_t)0x7C00) ·.USB_COUNT1_RX_NUM_BLOCK_0 ((uint16_t)0x0400) ¸.USB_COUNT1_RX_NUM_BLOCK_1 ((uint16_t)0x0800) ¹.USB_COUNT1_RX_NUM_BLOCK_2 ((uint16_t)0x1000) º.USB_COUNT1_RX_NUM_BLOCK_3 ((uint16_t)0x2000) ».USB_COUNT1_RX_NUM_BLOCK_4 ((uint16_t)0x4000) ½.USB_COUNT1_RX_BLSIZE ((uint16_t)0x8000) À.USB_COUNT2_RX_COUNT2_RX ((uint16_t)0x03FF) Â.USB_COUNT2_RX_NUM_BLOCK ((uint16_t)0x7C00) Ã.USB_COUNT2_RX_NUM_BLOCK_0 ((uint16_t)0x0400) Ä.USB_COUNT2_RX_NUM_BLOCK_1 ((uint16_t)0x0800) Å.USB_COUNT2_RX_NUM_BLOCK_2 ((uint16_t)0x1000) Æ.USB_COUNT2_RX_NUM_BLOCK_3 ((uint16_t)0x2000) Ç.USB_COUNT2_RX_NUM_BLOCK_4 ((uint16_t)0x4000) É.USB_COUNT2_RX_BLSIZE ((uint16_t)0x8000) Ì.USB_COUNT3_RX_COUNT3_RX ((uint16_t)0x03FF) Î.USB_COUNT3_RX_NUM_BLOCK ((uint16_t)0x7C00) Ï.USB_COUNT3_RX_NUM_BLOCK_0 ((uint16_t)0x0400) Ð.USB_COUNT3_RX_NUM_BLOCK_1 ((uint16_t)0x0800) Ñ.USB_COUNT3_RX_NUM_BLOCK_2 ((uint16_t)0x1000) Ò.USB_COUNT3_RX_NUM_BLOCK_3 ((uint16_t)0x2000) Ó.USB_COUNT3_RX_NUM_BLOCK_4 ((uint16_t)0x4000) Õ.USB_COUNT3_RX_BLSIZE ((uint16_t)0x8000) Ø.USB_COUNT4_RX_COUNT4_RX ((uint16_t)0x03FF) Ú.USB_COUNT4_RX_NUM_BLOCK ((uint16_t)0x7C00) Û.USB_COUNT4_RX_NUM_BLOCK_0 ((uint16_t)0x0400) Ü.USB_COUNT4_RX_NUM_BLOCK_1 ((uint16_t)0x0800) Ý.USB_COUNT4_RX_NUM_BLOCK_2 ((uint16_t)0x1000) Þ.USB_COUNT4_RX_NUM_BLOCK_3 ((uint16_t)0x2000) ß.USB_COUNT4_RX_NUM_BLOCK_4 ((uint16_t)0x4000) á.USB_COUNT4_RX_BLSIZE ((uint16_t)0x8000) ä.USB_COUNT5_RX_COUNT5_RX ((uint16_t)0x03FF) æ.USB_COUNT5_RX_NUM_BLOCK ((uint16_t)0x7C00) ç.USB_COUNT5_RX_NUM_BLOCK_0 ((uint16_t)0x0400) è.USB_COUNT5_RX_NUM_BLOCK_1 ((uint16_t)0x0800) é.USB_COUNT5_RX_NUM_BLOCK_2 ((uint16_t)0x1000) ê.USB_COUNT5_RX_NUM_BLOCK_3 ((uint16_t)0x2000) ë.USB_COUNT5_RX_NUM_BLOCK_4 ((uint16_t)0x4000) í.USB_COUNT5_RX_BLSIZE ((uint16_t)0x8000) ð.USB_COUNT6_RX_COUNT6_RX ((uint16_t)0x03FF) ò.USB_COUNT6_RX_NUM_BLOCK ((uint16_t)0x7C00) ó.USB_COUNT6_RX_NUM_BLOCK_0 ((uint16_t)0x0400) ô.USB_COUNT6_RX_NUM_BLOCK_1 ((uint16_t)0x0800) õ.USB_COUNT6_RX_NUM_BLOCK_2 ((uint16_t)0x1000) ö.USB_COUNT6_RX_NUM_BLOCK_3 ((uint16_t)0x2000) ÷.USB_COUNT6_RX_NUM_BLOCK_4 ((uint16_t)0x4000) ù.USB_COUNT6_RX_BLSIZE ((uint16_t)0x8000) ü.USB_COUNT7_RX_COUNT7_RX ((uint16_t)0x03FF) þ.USB_COUNT7_RX_NUM_BLOCK ((uint16_t)0x7C00) ÿ.USB_COUNT7_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /USB_COUNT7_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /USB_COUNT7_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /USB_COUNT7_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /USB_COUNT7_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
/USB_COUNT7_RX_BLSIZE ((uint16_t)0x8000) /USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF) /USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000) /USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000) ¢/USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF) ¤/USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) ¥/USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) ¦/USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) §/USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) ¨/USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) ©/USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) «/USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000) ®/USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000) °/USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) ±/USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) ²/USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) ³/USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) ´/USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) µ/USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) ·/USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000) º/USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF) ¼/USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) ½/USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) ¾/USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) ¿/USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) À/USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) Á/USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) Ã/USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000) Æ/USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000) È/USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) É/USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) Ê/USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) Ë/USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) Ì/USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) Í/USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) Ï/USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000) Ò/USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF) Ô/USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) Õ/USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) Ö/USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) ×/USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) Ø/USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) Ù/USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) Û/USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000) Þ/USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000) à/USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) á/USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) â/USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) ã/USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) ä/USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) å/USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) ç/USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000) ê/USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF) ì/USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) í/USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) î/USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) ï/USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) ð/USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) ñ/USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) ó/USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000) ö/USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000) ø/USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) ù/USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) ú/USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) û/USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) ü/USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) ý/USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) ÿ/USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000) 0USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF) 0USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
0USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) 0USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) 0USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) 0USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) 0USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) 0USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000) 0USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000) 0USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) 0USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) 0USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) 0USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) 0USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) 0USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) 0USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000) 0USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF) 0USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) 0USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) 0USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) 0USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) 0USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) ¡0USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) £0USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000) ¦0USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000) ¨0USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) ©0USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) ª0USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) «0USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) ¬0USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) 0USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) ¯0USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000) ²0USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF) ´0USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) µ0USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) ¶0USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) ·0USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) ¸0USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) ¹0USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) »0USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000) ¾0USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000) À0USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) Á0USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) Â0USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) Ã0USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) Ä0USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) Å0USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) Ç0USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000) Ñ0CAN_MCR_INRQ ((uint16_t)0x0001) Ò0CAN_MCR_SLEEP ((uint16_t)0x0002) Ó0CAN_MCR_TXFP ((uint16_t)0x0004) Ô0CAN_MCR_RFLM ((uint16_t)0x0008) Õ0CAN_MCR_NART ((uint16_t)0x0010) Ö0CAN_MCR_AWUM ((uint16_t)0x0020) ×0CAN_MCR_ABOM ((uint16_t)0x0040) Ø0CAN_MCR_TTCM ((uint16_t)0x0080) Ù0CAN_MCR_RESET ((uint16_t)0x8000) Ü0CAN_MSR_INAK ((uint16_t)0x0001) Ý0CAN_MSR_SLAK ((uint16_t)0x0002) Þ0CAN_MSR_ERRI ((uint16_t)0x0004) ß0CAN_MSR_WKUI ((uint16_t)0x0008) à0CAN_MSR_SLAKI ((uint16_t)0x0010) á0CAN_MSR_TXM ((uint16_t)0x0100) â0CAN_MSR_RXM ((uint16_t)0x0200) ã0CAN_MSR_SAMP ((uint16_t)0x0400) ä0CAN_MSR_RX ((uint16_t)0x0800) ç0CAN_TSR_RQCP0 ((uint32_t)0x00000001) è0CAN_TSR_TXOK0 ((uint32_t)0x00000002) é0CAN_TSR_ALST0 ((uint32_t)0x00000004) ê0CAN_TSR_TERR0 ((uint32_t)0x00000008) ë0CAN_TSR_ABRQ0 ((uint32_t)0x00000080) ì0CAN_TSR_RQCP1 ((uint32_t)0x00000100) í0CAN_TSR_TXOK1 ((uint32_t)0x00000200) î0CAN_TSR_ALST1 ((uint32_t)0x00000400) ï0CAN_TSR_TERR1 ((uint32_t)0x00000800) ð0CAN_TSR_ABRQ1 ((uint32_t)0x00008000) ñ0CAN_TSR_RQCP2 ((uint32_t)0x00010000) ò0CAN_TSR_TXOK2 ((uint32_t)0x00020000) ó0CAN_TSR_ALST2 ((uint32_t)0x00040000) ô0CAN_TSR_TERR2 ((uint32_t)0x00080000) õ0CAN_TSR_ABRQ2 ((uint32_t)0x00800000) ö0CAN_TSR_CODE ((uint32_t)0x03000000) ø0CAN_TSR_TME ((uint32_t)0x1C000000) ù0CAN_TSR_TME0 ((uint32_t)0x04000000) ú0CAN_TSR_TME1 ((uint32_t)0x08000000) û0CAN_TSR_TME2 ((uint32_t)0x10000000) ý0CAN_TSR_LOW ((uint32_t)0xE0000000) þ0CAN_TSR_LOW0 ((uint32_t)0x20000000) ÿ0CAN_TSR_LOW1 ((uint32_t)0x40000000) 1CAN_TSR_LOW2 ((uint32_t)0x80000000) 1CAN_RF0R_FMP0 ((uint8_t)0x03) 1CAN_RF0R_FULL0 ((uint8_t)0x08)
1CAN_RF0R_FOVR0 ((uint8_t)0x10) 1CAN_RF0R_RFOM0 ((uint8_t)0x20) 1CAN_RF1R_FMP1 ((uint8_t)0x03) 1CAN_RF1R_FULL1 ((uint8_t)0x08) 1CAN_RF1R_FOVR1 ((uint8_t)0x10) 1CAN_RF1R_RFOM1 ((uint8_t)0x20) 1CAN_IER_TMEIE ((uint32_t)0x00000001) 1CAN_IER_FMPIE0 ((uint32_t)0x00000002) 1CAN_IER_FFIE0 ((uint32_t)0x00000004) 1CAN_IER_FOVIE0 ((uint32_t)0x00000008) 1CAN_IER_FMPIE1 ((uint32_t)0x00000010) 1CAN_IER_FFIE1 ((uint32_t)0x00000020) 1CAN_IER_FOVIE1 ((uint32_t)0x00000040) 1CAN_IER_EWGIE ((uint32_t)0x00000100) 1CAN_IER_EPVIE ((uint32_t)0x00000200) 1CAN_IER_BOFIE ((uint32_t)0x00000400) 1CAN_IER_LECIE ((uint32_t)0x00000800) 1CAN_IER_ERRIE ((uint32_t)0x00008000) 1CAN_IER_WKUIE ((uint32_t)0x00010000) 1CAN_IER_SLKIE ((uint32_t)0x00020000) 1CAN_ESR_EWGF ((uint32_t)0x00000001) 1CAN_ESR_EPVF ((uint32_t)0x00000002) ¡1CAN_ESR_BOFF ((uint32_t)0x00000004) £1CAN_ESR_LEC ((uint32_t)0x00000070) ¤1CAN_ESR_LEC_0 ((uint32_t)0x00000010) ¥1CAN_ESR_LEC_1 ((uint32_t)0x00000020) ¦1CAN_ESR_LEC_2 ((uint32_t)0x00000040) ¨1CAN_ESR_TEC ((uint32_t)0x00FF0000) ©1CAN_ESR_REC ((uint32_t)0xFF000000) ¬1CAN_BTR_BRP ((uint32_t)0x000003FF) 1CAN_BTR_TS1 ((uint32_t)0x000F0000) ®1CAN_BTR_TS2 ((uint32_t)0x00700000) ¯1CAN_BTR_SJW ((uint32_t)0x03000000) °1CAN_BTR_LBKM ((uint32_t)0x40000000) ±1CAN_BTR_SILM ((uint32_t)0x80000000) µ1CAN_TI0R_TXRQ ((uint32_t)0x00000001) ¶1CAN_TI0R_RTR ((uint32_t)0x00000002) ·1CAN_TI0R_IDE ((uint32_t)0x00000004) ¸1CAN_TI0R_EXID ((uint32_t)0x001FFFF8) ¹1CAN_TI0R_STID ((uint32_t)0xFFE00000) ¼1CAN_TDT0R_DLC ((uint32_t)0x0000000F) ½1CAN_TDT0R_TGT ((uint32_t)0x00000100) ¾1CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) Á1CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) Â1CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) Ã1CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) Ä1CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) Ç1CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) È1CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) É1CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) Ê1CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) Í1CAN_TI1R_TXRQ ((uint32_t)0x00000001) Î1CAN_TI1R_RTR ((uint32_t)0x00000002) Ï1CAN_TI1R_IDE ((uint32_t)0x00000004) Ð1CAN_TI1R_EXID ((uint32_t)0x001FFFF8) Ñ1CAN_TI1R_STID ((uint32_t)0xFFE00000) Ô1CAN_TDT1R_DLC ((uint32_t)0x0000000F) Õ1CAN_TDT1R_TGT ((uint32_t)0x00000100) Ö1CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) Ù1CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) Ú1CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) Û1CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) Ü1CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) ß1CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) à1CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) á1CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) â1CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) å1CAN_TI2R_TXRQ ((uint32_t)0x00000001) æ1CAN_TI2R_RTR ((uint32_t)0x00000002) ç1CAN_TI2R_IDE ((uint32_t)0x00000004) è1CAN_TI2R_EXID ((uint32_t)0x001FFFF8) é1CAN_TI2R_STID ((uint32_t)0xFFE00000) ì1CAN_TDT2R_DLC ((uint32_t)0x0000000F) í1CAN_TDT2R_TGT ((uint32_t)0x00000100) î1CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) ñ1CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) ò1CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) ó1CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) ô1CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) ÷1CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) ø1CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) ù1CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) ú1CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) ý1CAN_RI0R_RTR ((uint32_t)0x00000002) þ1CAN_RI0R_IDE ((uint32_t)0x00000004) ÿ1CAN_RI0R_EXID ((uint32_t)0x001FFFF8) 2CAN_RI0R_STID ((uint32_t)0xFFE00000) 2CAN_RDT0R_DLC ((uint32_t)0x0000000F) 2CAN_RDT0R_FMI ((uint32_t)0x0000FF00)
2CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) 2CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) 2CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) 2CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) 2CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) 2CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) 2CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) 2CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) 2CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) 2CAN_RI1R_RTR ((uint32_t)0x00000002) 2CAN_RI1R_IDE ((uint32_t)0x00000004) 2CAN_RI1R_EXID ((uint32_t)0x001FFFF8) 2CAN_RI1R_STID ((uint32_t)0xFFE00000) 2CAN_RDT1R_DLC ((uint32_t)0x0000000F) 2CAN_RDT1R_FMI ((uint32_t)0x0000FF00) 2CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) 2CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) 2CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) ¡2CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) ¢2CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) ¥2CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) ¦2CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) §2CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) ¨2CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) ¬2CAN_FMR_FINIT ((uint8_t)0x01) ¯2CAN_FM1R_FBM ((uint16_t)0x3FFF) °2CAN_FM1R_FBM0 ((uint16_t)0x0001) ±2CAN_FM1R_FBM1 ((uint16_t)0x0002) ²2CAN_FM1R_FBM2 ((uint16_t)0x0004) ³2CAN_FM1R_FBM3 ((uint16_t)0x0008) ´2CAN_FM1R_FBM4 ((uint16_t)0x0010) µ2CAN_FM1R_FBM5 ((uint16_t)0x0020) ¶2CAN_FM1R_FBM6 ((uint16_t)0x0040) ·2CAN_FM1R_FBM7 ((uint16_t)0x0080) ¸2CAN_FM1R_FBM8 ((uint16_t)0x0100) ¹2CAN_FM1R_FBM9 ((uint16_t)0x0200) º2CAN_FM1R_FBM10 ((uint16_t)0x0400) »2CAN_FM1R_FBM11 ((uint16_t)0x0800) ¼2CAN_FM1R_FBM12 ((uint16_t)0x1000) ½2CAN_FM1R_FBM13 ((uint16_t)0x2000) À2CAN_FS1R_FSC ((uint16_t)0x3FFF) Á2CAN_FS1R_FSC0 ((uint16_t)0x0001) Â2CAN_FS1R_FSC1 ((uint16_t)0x0002) Ã2CAN_FS1R_FSC2 ((uint16_t)0x0004) Ä2CAN_FS1R_FSC3 ((uint16_t)0x0008) Å2CAN_FS1R_FSC4 ((uint16_t)0x0010) Æ2CAN_FS1R_FSC5 ((uint16_t)0x0020) Ç2CAN_FS1R_FSC6 ((uint16_t)0x0040) È2CAN_FS1R_FSC7 ((uint16_t)0x0080) É2CAN_FS1R_FSC8 ((uint16_t)0x0100) Ê2CAN_FS1R_FSC9 ((uint16_t)0x0200) Ë2CAN_FS1R_FSC10 ((uint16_t)0x0400) Ì2CAN_FS1R_FSC11 ((uint16_t)0x0800) Í2CAN_FS1R_FSC12 ((uint16_t)0x1000) Î2CAN_FS1R_FSC13 ((uint16_t)0x2000) Ñ2CAN_FFA1R_FFA ((uint16_t)0x3FFF) Ò2CAN_FFA1R_FFA0 ((uint16_t)0x0001) Ó2CAN_FFA1R_FFA1 ((uint16_t)0x0002) Ô2CAN_FFA1R_FFA2 ((uint16_t)0x0004) Õ2CAN_FFA1R_FFA3 ((uint16_t)0x0008) Ö2CAN_FFA1R_FFA4 ((uint16_t)0x0010) ×2CAN_FFA1R_FFA5 ((uint16_t)0x0020) Ø2CAN_FFA1R_FFA6 ((uint16_t)0x0040) Ù2CAN_FFA1R_FFA7 ((uint16_t)0x0080) Ú2CAN_FFA1R_FFA8 ((uint16_t)0x0100) Û2CAN_FFA1R_FFA9 ((uint16_t)0x0200) Ü2CAN_FFA1R_FFA10 ((uint16_t)0x0400) Ý2CAN_FFA1R_FFA11 ((uint16_t)0x0800) Þ2CAN_FFA1R_FFA12 ((uint16_t)0x1000) ß2CAN_FFA1R_FFA13 ((uint16_t)0x2000) â2CAN_FA1R_FACT ((uint16_t)0x3FFF) ã2CAN_FA1R_FACT0 ((uint16_t)0x0001) ä2CAN_FA1R_FACT1 ((uint16_t)0x0002) å2CAN_FA1R_FACT2 ((uint16_t)0x0004) æ2CAN_FA1R_FACT3 ((uint16_t)0x0008) ç2CAN_FA1R_FACT4 ((uint16_t)0x0010) è2CAN_FA1R_FACT5 ((uint16_t)0x0020) é2CAN_FA1R_FACT6 ((uint16_t)0x0040) ê2CAN_FA1R_FACT7 ((uint16_t)0x0080) ë2CAN_FA1R_FACT8 ((uint16_t)0x0100) ì2CAN_FA1R_FACT9 ((uint16_t)0x0200) í2CAN_FA1R_FACT10 ((uint16_t)0x0400) î2CAN_FA1R_FACT11 ((uint16_t)0x0800) ï2CAN_FA1R_FACT12 ((uint16_t)0x1000) ð2CAN_FA1R_FACT13 ((uint16_t)0x2000) ó2CAN_F0R1_FB0 ((uint32_t)0x00000001) ô2CAN_F0R1_FB1 ((uint32_t)0x00000002) õ2CAN_F0R1_FB2 ((uint32_t)0x00000004) ö2CAN_F0R1_FB3 ((uint32_t)0x00000008) ÷2CAN_F0R1_FB4 ((uint32_t)0x00000010) ø2CAN_F0R1_FB5 ((uint32_t)0x00000020) ù2CAN_F0R1_FB6 ((uint32_t)0x00000040) ú2CAN_F0R1_FB7 ((uint32_t)0x00000080) û2CAN_F0R1_FB8 ((uint32_t)0x00000100) ü2CAN_F0R1_FB9 ((uint32_t)0x00000200) ý2CAN_F0R1_FB10 ((uint32_t)0x00000400) þ2CAN_F0R1_FB11 ((uint32_t)0x00000800) ÿ2CAN_F0R1_FB12 ((uint32_t)0x00001000) 3CAN_F0R1_FB13 ((uint32_t)0x00002000) 3CAN_F0R1_FB14 ((uint32_t)0x00004000) 3CAN_F0R1_FB15 ((uint32_t)0x00008000) 3CAN_F0R1_FB16 ((uint32_t)0x00010000) 3CAN_F0R1_FB17 ((uint32_t)0x00020000)
3CAN_F0R1_FB18 ((uint32_t)0x00040000) 3CAN_F0R1_FB19 ((uint32_t)0x00080000) 3CAN_F0R1_FB20 ((uint32_t)0x00100000) 3CAN_F0R1_FB21 ((uint32_t)0x00200000) 3CAN_F0R1_FB22 ((uint32_t)0x00400000) 3CAN_F0R1_FB23 ((uint32_t)0x00800000) 3CAN_F0R1_FB24 ((uint32_t)0x01000000) 3CAN_F0R1_FB25 ((uint32_t)0x02000000) 3CAN_F0R1_FB26 ((uint32_t)0x04000000) 3CAN_F0R1_FB27 ((uint32_t)0x08000000) 3CAN_F0R1_FB28 ((uint32_t)0x10000000) 3CAN_F0R1_FB29 ((uint32_t)0x20000000) 3CAN_F0R1_FB30 ((uint32_t)0x40000000) 3CAN_F0R1_FB31 ((uint32_t)0x80000000) 3CAN_F1R1_FB0 ((uint32_t)0x00000001) 3CAN_F1R1_FB1 ((uint32_t)0x00000002) 3CAN_F1R1_FB2 ((uint32_t)0x00000004) 3CAN_F1R1_FB3 ((uint32_t)0x00000008) 3CAN_F1R1_FB4 ((uint32_t)0x00000010) 3CAN_F1R1_FB5 ((uint32_t)0x00000020) 3CAN_F1R1_FB6 ((uint32_t)0x00000040) 3CAN_F1R1_FB7 ((uint32_t)0x00000080) 3CAN_F1R1_FB8 ((uint32_t)0x00000100) 3CAN_F1R1_FB9 ((uint32_t)0x00000200) 3CAN_F1R1_FB10 ((uint32_t)0x00000400) 3CAN_F1R1_FB11 ((uint32_t)0x00000800) ¡3CAN_F1R1_FB12 ((uint32_t)0x00001000) ¢3CAN_F1R1_FB13 ((uint32_t)0x00002000) £3CAN_F1R1_FB14 ((uint32_t)0x00004000) ¤3CAN_F1R1_FB15 ((uint32_t)0x00008000) ¥3CAN_F1R1_FB16 ((uint32_t)0x00010000) ¦3CAN_F1R1_FB17 ((uint32_t)0x00020000) §3CAN_F1R1_FB18 ((uint32_t)0x00040000) ¨3CAN_F1R1_FB19 ((uint32_t)0x00080000) ©3CAN_F1R1_FB20 ((uint32_t)0x00100000) ª3CAN_F1R1_FB21 ((uint32_t)0x00200000) «3CAN_F1R1_FB22 ((uint32_t)0x00400000) ¬3CAN_F1R1_FB23 ((uint32_t)0x00800000) 3CAN_F1R1_FB24 ((uint32_t)0x01000000) ®3CAN_F1R1_FB25 ((uint32_t)0x02000000) ¯3CAN_F1R1_FB26 ((uint32_t)0x04000000) °3CAN_F1R1_FB27 ((uint32_t)0x08000000) ±3CAN_F1R1_FB28 ((uint32_t)0x10000000) ²3CAN_F1R1_FB29 ((uint32_t)0x20000000) ³3CAN_F1R1_FB30 ((uint32_t)0x40000000) ´3CAN_F1R1_FB31 ((uint32_t)0x80000000) ·3CAN_F2R1_FB0 ((uint32_t)0x00000001) ¸3CAN_F2R1_FB1 ((uint32_t)0x00000002) ¹3CAN_F2R1_FB2 ((uint32_t)0x00000004) º3CAN_F2R1_FB3 ((uint32_t)0x00000008) »3CAN_F2R1_FB4 ((uint32_t)0x00000010) ¼3CAN_F2R1_FB5 ((uint32_t)0x00000020) ½3CAN_F2R1_FB6 ((uint32_t)0x00000040) ¾3CAN_F2R1_FB7 ((uint32_t)0x00000080) ¿3CAN_F2R1_FB8 ((uint32_t)0x00000100) À3CAN_F2R1_FB9 ((uint32_t)0x00000200) Á3CAN_F2R1_FB10 ((uint32_t)0x00000400) Â3CAN_F2R1_FB11 ((uint32_t)0x00000800) Ã3CAN_F2R1_FB12 ((uint32_t)0x00001000) Ä3CAN_F2R1_FB13 ((uint32_t)0x00002000) Å3CAN_F2R1_FB14 ((uint32_t)0x00004000) Æ3CAN_F2R1_FB15 ((uint32_t)0x00008000) Ç3CAN_F2R1_FB16 ((uint32_t)0x00010000) È3CAN_F2R1_FB17 ((uint32_t)0x00020000) É3CAN_F2R1_FB18 ((uint32_t)0x00040000) Ê3CAN_F2R1_FB19 ((uint32_t)0x00080000) Ë3CAN_F2R1_FB20 ((uint32_t)0x00100000) Ì3CAN_F2R1_FB21 ((uint32_t)0x00200000) Í3CAN_F2R1_FB22 ((uint32_t)0x00400000) Î3CAN_F2R1_FB23 ((uint32_t)0x00800000) Ï3CAN_F2R1_FB24 ((uint32_t)0x01000000) Ð3CAN_F2R1_FB25 ((uint32_t)0x02000000) Ñ3CAN_F2R1_FB26 ((uint32_t)0x04000000) Ò3CAN_F2R1_FB27 ((uint32_t)0x08000000) Ó3CAN_F2R1_FB28 ((uint32_t)0x10000000) Ô3CAN_F2R1_FB29 ((uint32_t)0x20000000) Õ3CAN_F2R1_FB30 ((uint32_t)0x40000000) Ö3CAN_F2R1_FB31 ((uint32_t)0x80000000) Ù3CAN_F3R1_FB0 ((uint32_t)0x00000001) Ú3CAN_F3R1_FB1 ((uint32_t)0x00000002) Û3CAN_F3R1_FB2 ((uint32_t)0x00000004) Ü3CAN_F3R1_FB3 ((uint32_t)0x00000008) Ý3CAN_F3R1_FB4 ((uint32_t)0x00000010) Þ3CAN_F3R1_FB5 ((uint32_t)0x00000020) ß3CAN_F3R1_FB6 ((uint32_t)0x00000040) à3CAN_F3R1_FB7 ((uint32_t)0x00000080) á3CAN_F3R1_FB8 ((uint32_t)0x00000100) â3CAN_F3R1_FB9 ((uint32_t)0x00000200) ã3CAN_F3R1_FB10 ((uint32_t)0x00000400) ä3CAN_F3R1_FB11 ((uint32_t)0x00000800) å3CAN_F3R1_FB12 ((uint32_t)0x00001000) æ3CAN_F3R1_FB13 ((uint32_t)0x00002000) ç3CAN_F3R1_FB14 ((uint32_t)0x00004000) è3CAN_F3R1_FB15 ((uint32_t)0x00008000) é3CAN_F3R1_FB16 ((uint32_t)0x00010000) ê3CAN_F3R1_FB17 ((uint32_t)0x00020000) ë3CAN_F3R1_FB18 ((uint32_t)0x00040000) ì3CAN_F3R1_FB19 ((uint32_t)0x00080000) í3CAN_F3R1_FB20 ((uint32_t)0x00100000) î3CAN_F3R1_FB21 ((uint32_t)0x00200000) ï3CAN_F3R1_FB22 ((uint32_t)0x00400000) ð3CAN_F3R1_FB23 ((uint32_t)0x00800000) ñ3CAN_F3R1_FB24 ((uint32_t)0x01000000) ò3CAN_F3R1_FB25 ((uint32_t)0x02000000) ó3CAN_F3R1_FB26 ((uint32_t)0x04000000) ô3CAN_F3R1_FB27 ((uint32_t)0x08000000) õ3CAN_F3R1_FB28 ((uint32_t)0x10000000) ö3CAN_F3R1_FB29 ((uint32_t)0x20000000) ÷3CAN_F3R1_FB30 ((uint32_t)0x40000000) ø3CAN_F3R1_FB31 ((uint32_t)0x80000000) û3CAN_F4R1_FB0 ((uint32_t)0x00000001) ü3CAN_F4R1_FB1 ((uint32_t)0x00000002) ý3CAN_F4R1_FB2 ((uint32_t)0x00000004) þ3CAN_F4R1_FB3 ((uint32_t)0x00000008) ÿ3CAN_F4R1_FB4 ((uint32_t)0x00000010) 4CAN_F4R1_FB5 ((uint32_t)0x00000020) 4CAN_F4R1_FB6 ((uint32_t)0x00000040) 4CAN_F4R1_FB7 ((uint32_t)0x00000080) 4CAN_F4R1_FB8 ((uint32_t)0x00000100) 4CAN_F4R1_FB9 ((uint32_t)0x00000200)
4CAN_F4R1_FB10 ((uint32_t)0x00000400) 4CAN_F4R1_FB11 ((uint32_t)0x00000800) 4CAN_F4R1_FB12 ((uint32_t)0x00001000) 4CAN_F4R1_FB13 ((uint32_t)0x00002000) 4CAN_F4R1_FB14 ((uint32_t)0x00004000) 4CAN_F4R1_FB15 ((uint32_t)0x00008000) 4CAN_F4R1_FB16 ((uint32_t)0x00010000) 4CAN_F4R1_FB17 ((uint32_t)0x00020000) 4CAN_F4R1_FB18 ((uint32_t)0x00040000) 4CAN_F4R1_FB19 ((uint32_t)0x00080000) 4CAN_F4R1_FB20 ((uint32_t)0x00100000) 4CAN_F4R1_FB21 ((uint32_t)0x00200000) 4CAN_F4R1_FB22 ((uint32_t)0x00400000) 4CAN_F4R1_FB23 ((uint32_t)0x00800000) 4CAN_F4R1_FB24 ((uint32_t)0x01000000) 4CAN_F4R1_FB25 ((uint32_t)0x02000000) 4CAN_F4R1_FB26 ((uint32_t)0x04000000) 4CAN_F4R1_FB27 ((uint32_t)0x08000000) 4CAN_F4R1_FB28 ((uint32_t)0x10000000) 4CAN_F4R1_FB29 ((uint32_t)0x20000000) 4CAN_F4R1_FB30 ((uint32_t)0x40000000) 4CAN_F4R1_FB31 ((uint32_t)0x80000000) 4CAN_F5R1_FB0 ((uint32_t)0x00000001) 4CAN_F5R1_FB1 ((uint32_t)0x00000002) 4CAN_F5R1_FB2 ((uint32_t)0x00000004) 4CAN_F5R1_FB3 ((uint32_t)0x00000008) ¡4CAN_F5R1_FB4 ((uint32_t)0x00000010) ¢4CAN_F5R1_FB5 ((uint32_t)0x00000020) £4CAN_F5R1_FB6 ((uint32_t)0x00000040) ¤4CAN_F5R1_FB7 ((uint32_t)0x00000080) ¥4CAN_F5R1_FB8 ((uint32_t)0x00000100) ¦4CAN_F5R1_FB9 ((uint32_t)0x00000200) §4CAN_F5R1_FB10 ((uint32_t)0x00000400) ¨4CAN_F5R1_FB11 ((uint32_t)0x00000800) ©4CAN_F5R1_FB12 ((uint32_t)0x00001000) ª4CAN_F5R1_FB13 ((uint32_t)0x00002000) «4CAN_F5R1_FB14 ((uint32_t)0x00004000) ¬4CAN_F5R1_FB15 ((uint32_t)0x00008000) 4CAN_F5R1_FB16 ((uint32_t)0x00010000) ®4CAN_F5R1_FB17 ((uint32_t)0x00020000) ¯4CAN_F5R1_FB18 ((uint32_t)0x00040000) °4CAN_F5R1_FB19 ((uint32_t)0x00080000) ±4CAN_F5R1_FB20 ((uint32_t)0x00100000) ²4CAN_F5R1_FB21 ((uint32_t)0x00200000) ³4CAN_F5R1_FB22 ((uint32_t)0x00400000) ´4CAN_F5R1_FB23 ((uint32_t)0x00800000) µ4CAN_F5R1_FB24 ((uint32_t)0x01000000) ¶4CAN_F5R1_FB25 ((uint32_t)0x02000000) ·4CAN_F5R1_FB26 ((uint32_t)0x04000000) ¸4CAN_F5R1_FB27 ((uint32_t)0x08000000) ¹4CAN_F5R1_FB28 ((uint32_t)0x10000000) º4CAN_F5R1_FB29 ((uint32_t)0x20000000) »4CAN_F5R1_FB30 ((uint32_t)0x40000000) ¼4CAN_F5R1_FB31 ((uint32_t)0x80000000) ¿4CAN_F6R1_FB0 ((uint32_t)0x00000001) À4CAN_F6R1_FB1 ((uint32_t)0x00000002) Á4CAN_F6R1_FB2 ((uint32_t)0x00000004) Â4CAN_F6R1_FB3 ((uint32_t)0x00000008) Ã4CAN_F6R1_FB4 ((uint32_t)0x00000010) Ä4CAN_F6R1_FB5 ((uint32_t)0x00000020) Å4CAN_F6R1_FB6 ((uint32_t)0x00000040) Æ4CAN_F6R1_FB7 ((uint32_t)0x00000080) Ç4CAN_F6R1_FB8 ((uint32_t)0x00000100) È4CAN_F6R1_FB9 ((uint32_t)0x00000200) É4CAN_F6R1_FB10 ((uint32_t)0x00000400) Ê4CAN_F6R1_FB11 ((uint32_t)0x00000800) Ë4CAN_F6R1_FB12 ((uint32_t)0x00001000) Ì4CAN_F6R1_FB13 ((uint32_t)0x00002000) Í4CAN_F6R1_FB14 ((uint32_t)0x00004000) Î4CAN_F6R1_FB15 ((uint32_t)0x00008000) Ï4CAN_F6R1_FB16 ((uint32_t)0x00010000) Ð4CAN_F6R1_FB17 ((uint32_t)0x00020000) Ñ4CAN_F6R1_FB18 ((uint32_t)0x00040000) Ò4CAN_F6R1_FB19 ((uint32_t)0x00080000) Ó4CAN_F6R1_FB20 ((uint32_t)0x00100000) Ô4CAN_F6R1_FB21 ((uint32_t)0x00200000) Õ4CAN_F6R1_FB22 ((uint32_t)0x00400000) Ö4CAN_F6R1_FB23 ((uint32_t)0x00800000) ×4CAN_F6R1_FB24 ((uint32_t)0x01000000) Ø4CAN_F6R1_FB25 ((uint32_t)0x02000000) Ù4CAN_F6R1_FB26 ((uint32_t)0x04000000) Ú4CAN_F6R1_FB27 ((uint32_t)0x08000000) Û4CAN_F6R1_FB28 ((uint32_t)0x10000000) Ü4CAN_F6R1_FB29 ((uint32_t)0x20000000) Ý4CAN_F6R1_FB30 ((uint32_t)0x40000000) Þ4CAN_F6R1_FB31 ((uint32_t)0x80000000) á4CAN_F7R1_FB0 ((uint32_t)0x00000001) â4CAN_F7R1_FB1 ((uint32_t)0x00000002) ã4CAN_F7R1_FB2 ((uint32_t)0x00000004) ä4CAN_F7R1_FB3 ((uint32_t)0x00000008) å4CAN_F7R1_FB4 ((uint32_t)0x00000010) æ4CAN_F7R1_FB5 ((uint32_t)0x00000020) ç4CAN_F7R1_FB6 ((uint32_t)0x00000040) è4CAN_F7R1_FB7 ((uint32_t)0x00000080) é4CAN_F7R1_FB8 ((uint32_t)0x00000100) ê4CAN_F7R1_FB9 ((uint32_t)0x00000200) ë4CAN_F7R1_FB10 ((uint32_t)0x00000400) ì4CAN_F7R1_FB11 ((uint32_t)0x00000800) í4CAN_F7R1_FB12 ((uint32_t)0x00001000) î4CAN_F7R1_FB13 ((uint32_t)0x00002000) ï4CAN_F7R1_FB14 ((uint32_t)0x00004000) ð4CAN_F7R1_FB15 ((uint32_t)0x00008000) ñ4CAN_F7R1_FB16 ((uint32_t)0x00010000) ò4CAN_F7R1_FB17 ((uint32_t)0x00020000) ó4CAN_F7R1_FB18 ((uint32_t)0x00040000) ô4CAN_F7R1_FB19 ((uint32_t)0x00080000) õ4CAN_F7R1_FB20 ((uint32_t)0x00100000) ö4CAN_F7R1_FB21 ((uint32_t)0x00200000) ÷4CAN_F7R1_FB22 ((uint32_t)0x00400000) ø4CAN_F7R1_FB23 ((uint32_t)0x00800000) ù4CAN_F7R1_FB24 ((uint32_t)0x01000000) ú4CAN_F7R1_FB25 ((uint32_t)0x02000000) û4CAN_F7R1_FB26 ((uint32_t)0x04000000) ü4CAN_F7R1_FB27 ((uint32_t)0x08000000) ý4CAN_F7R1_FB28 ((uint32_t)0x10000000) þ4CAN_F7R1_FB29 ((uint32_t)0x20000000) ÿ4CAN_F7R1_FB30 ((uint32_t)0x40000000) 5CAN_F7R1_FB31 ((uint32_t)0x80000000) 5CAN_F8R1_FB0 ((uint32_t)0x00000001) 5CAN_F8R1_FB1 ((uint32_t)0x00000002)
5CAN_F8R1_FB2 ((uint32_t)0x00000004) 5CAN_F8R1_FB3 ((uint32_t)0x00000008) 5CAN_F8R1_FB4 ((uint32_t)0x00000010) 5CAN_F8R1_FB5 ((uint32_t)0x00000020) 5CAN_F8R1_FB6 ((uint32_t)0x00000040) 5CAN_F8R1_FB7 ((uint32_t)0x00000080) 5CAN_F8R1_FB8 ((uint32_t)0x00000100) 5CAN_F8R1_FB9 ((uint32_t)0x00000200) 5CAN_F8R1_FB10 ((uint32_t)0x00000400) 5CAN_F8R1_FB11 ((uint32_t)0x00000800) 5CAN_F8R1_FB12 ((uint32_t)0x00001000) 5CAN_F8R1_FB13 ((uint32_t)0x00002000) 5CAN_F8R1_FB14 ((uint32_t)0x00004000) 5CAN_F8R1_FB15 ((uint32_t)0x00008000) 5CAN_F8R1_FB16 ((uint32_t)0x00010000) 5CAN_F8R1_FB17 ((uint32_t)0x00020000) 5CAN_F8R1_FB18 ((uint32_t)0x00040000) 5CAN_F8R1_FB19 ((uint32_t)0x00080000) 5CAN_F8R1_FB20 ((uint32_t)0x00100000) 5CAN_F8R1_FB21 ((uint32_t)0x00200000) 5CAN_F8R1_FB22 ((uint32_t)0x00400000) 5CAN_F8R1_FB23 ((uint32_t)0x00800000) 5CAN_F8R1_FB24 ((uint32_t)0x01000000) 5CAN_F8R1_FB25 ((uint32_t)0x02000000) 5CAN_F8R1_FB26 ((uint32_t)0x04000000) 5CAN_F8R1_FB27 ((uint32_t)0x08000000) 5CAN_F8R1_FB28 ((uint32_t)0x10000000) 5CAN_F8R1_FB29 ((uint32_t)0x20000000) ¡5CAN_F8R1_FB30 ((uint32_t)0x40000000) ¢5CAN_F8R1_FB31 ((uint32_t)0x80000000) ¥5CAN_F9R1_FB0 ((uint32_t)0x00000001) ¦5CAN_F9R1_FB1 ((uint32_t)0x00000002) §5CAN_F9R1_FB2 ((uint32_t)0x00000004) ¨5CAN_F9R1_FB3 ((uint32_t)0x00000008) ©5CAN_F9R1_FB4 ((uint32_t)0x00000010) ª5CAN_F9R1_FB5 ((uint32_t)0x00000020) «5CAN_F9R1_FB6 ((uint32_t)0x00000040) ¬5CAN_F9R1_FB7 ((uint32_t)0x00000080) 5CAN_F9R1_FB8 ((uint32_t)0x00000100) ®5CAN_F9R1_FB9 ((uint32_t)0x00000200) ¯5CAN_F9R1_FB10 ((uint32_t)0x00000400) °5CAN_F9R1_FB11 ((uint32_t)0x00000800) ±5CAN_F9R1_FB12 ((uint32_t)0x00001000) ²5CAN_F9R1_FB13 ((uint32_t)0x00002000) ³5CAN_F9R1_FB14 ((uint32_t)0x00004000) ´5CAN_F9R1_FB15 ((uint32_t)0x00008000) µ5CAN_F9R1_FB16 ((uint32_t)0x00010000) ¶5CAN_F9R1_FB17 ((uint32_t)0x00020000) ·5CAN_F9R1_FB18 ((uint32_t)0x00040000) ¸5CAN_F9R1_FB19 ((uint32_t)0x00080000) ¹5CAN_F9R1_FB20 ((uint32_t)0x00100000) º5CAN_F9R1_FB21 ((uint32_t)0x00200000) »5CAN_F9R1_FB22 ((uint32_t)0x00400000) ¼5CAN_F9R1_FB23 ((uint32_t)0x00800000) ½5CAN_F9R1_FB24 ((uint32_t)0x01000000) ¾5CAN_F9R1_FB25 ((uint32_t)0x02000000) ¿5CAN_F9R1_FB26 ((uint32_t)0x04000000) À5CAN_F9R1_FB27 ((uint32_t)0x08000000) Á5CAN_F9R1_FB28 ((uint32_t)0x10000000) Â5CAN_F9R1_FB29 ((uint32_t)0x20000000) Ã5CAN_F9R1_FB30 ((uint32_t)0x40000000) Ä5CAN_F9R1_FB31 ((uint32_t)0x80000000) Ç5CAN_F10R1_FB0 ((uint32_t)0x00000001) È5CAN_F10R1_FB1 ((uint32_t)0x00000002) É5CAN_F10R1_FB2 ((uint32_t)0x00000004) Ê5CAN_F10R1_FB3 ((uint32_t)0x00000008) Ë5CAN_F10R1_FB4 ((uint32_t)0x00000010) Ì5CAN_F10R1_FB5 ((uint32_t)0x00000020) Í5CAN_F10R1_FB6 ((uint32_t)0x00000040) Î5CAN_F10R1_FB7 ((uint32_t)0x00000080) Ï5CAN_F10R1_FB8 ((uint32_t)0x00000100) Ð5CAN_F10R1_FB9 ((uint32_t)0x00000200) Ñ5CAN_F10R1_FB10 ((uint32_t)0x00000400) Ò5CAN_F10R1_FB11 ((uint32_t)0x00000800) Ó5CAN_F10R1_FB12 ((uint32_t)0x00001000) Ô5CAN_F10R1_FB13 ((uint32_t)0x00002000) Õ5CAN_F10R1_FB14 ((uint32_t)0x00004000) Ö5CAN_F10R1_FB15 ((uint32_t)0x00008000) ×5CAN_F10R1_FB16 ((uint32_t)0x00010000) Ø5CAN_F10R1_FB17 ((uint32_t)0x00020000) Ù5CAN_F10R1_FB18 ((uint32_t)0x00040000) Ú5CAN_F10R1_FB19 ((uint32_t)0x00080000) Û5CAN_F10R1_FB20 ((uint32_t)0x00100000) Ü5CAN_F10R1_FB21 ((uint32_t)0x00200000) Ý5CAN_F10R1_FB22 ((uint32_t)0x00400000) Þ5CAN_F10R1_FB23 ((uint32_t)0x00800000) ß5CAN_F10R1_FB24 ((uint32_t)0x01000000) à5CAN_F10R1_FB25 ((uint32_t)0x02000000) á5CAN_F10R1_FB26 ((uint32_t)0x04000000) â5CAN_F10R1_FB27 ((uint32_t)0x08000000) ã5CAN_F10R1_FB28 ((uint32_t)0x10000000) ä5CAN_F10R1_FB29 ((uint32_t)0x20000000) å5CAN_F10R1_FB30 ((uint32_t)0x40000000) æ5CAN_F10R1_FB31 ((uint32_t)0x80000000) é5CAN_F11R1_FB0 ((uint32_t)0x00000001) ê5CAN_F11R1_FB1 ((uint32_t)0x00000002) ë5CAN_F11R1_FB2 ((uint32_t)0x00000004) ì5CAN_F11R1_FB3 ((uint32_t)0x00000008) í5CAN_F11R1_FB4 ((uint32_t)0x00000010) î5CAN_F11R1_FB5 ((uint32_t)0x00000020) ï5CAN_F11R1_FB6 ((uint32_t)0x00000040) ð5CAN_F11R1_FB7 ((uint32_t)0x00000080) ñ5CAN_F11R1_FB8 ((uint32_t)0x00000100) ò5CAN_F11R1_FB9 ((uint32_t)0x00000200) ó5CAN_F11R1_FB10 ((uint32_t)0x00000400) ô5CAN_F11R1_FB11 ((uint32_t)0x00000800) õ5CAN_F11R1_FB12 ((uint32_t)0x00001000) ö5CAN_F11R1_FB13 ((uint32_t)0x00002000) ÷5CAN_F11R1_FB14 ((uint32_t)0x00004000) ø5CAN_F11R1_FB15 ((uint32_t)0x00008000) ù5CAN_F11R1_FB16 ((uint32_t)0x00010000) ú5CAN_F11R1_FB17 ((uint32_t)0x00020000) û5CAN_F11R1_FB18 ((uint32_t)0x00040000) ü5CAN_F11R1_FB19 ((uint32_t)0x00080000) ý5CAN_F11R1_FB20 ((uint32_t)0x00100000) þ5CAN_F11R1_FB21 ((uint32_t)0x00200000) ÿ5CAN_F11R1_FB22 ((uint32_t)0x00400000) 6CAN_F11R1_FB23 ((uint32_t)0x00800000) 6CAN_F11R1_FB24 ((uint32_t)0x01000000) 6CAN_F11R1_FB25 ((uint32_t)0x02000000) 6CAN_F11R1_FB26 ((uint32_t)0x04000000) 6CAN_F11R1_FB27 ((uint32_t)0x08000000)
6CAN_F11R1_FB28 ((uint32_t)0x10000000) 6CAN_F11R1_FB29 ((uint32_t)0x20000000) 6CAN_F11R1_FB30 ((uint32_t)0x40000000) 6CAN_F11R1_FB31 ((uint32_t)0x80000000) 6CAN_F12R1_FB0 ((uint32_t)0x00000001) 6CAN_F12R1_FB1 ((uint32_t)0x00000002) 6CAN_F12R1_FB2 ((uint32_t)0x00000004) 6CAN_F12R1_FB3 ((uint32_t)0x00000008) 6CAN_F12R1_FB4 ((uint32_t)0x00000010) 6CAN_F12R1_FB5 ((uint32_t)0x00000020) 6CAN_F12R1_FB6 ((uint32_t)0x00000040) 6CAN_F12R1_FB7 ((uint32_t)0x00000080) 6CAN_F12R1_FB8 ((uint32_t)0x00000100) 6CAN_F12R1_FB9 ((uint32_t)0x00000200) 6CAN_F12R1_FB10 ((uint32_t)0x00000400) 6CAN_F12R1_FB11 ((uint32_t)0x00000800) 6CAN_F12R1_FB12 ((uint32_t)0x00001000) 6CAN_F12R1_FB13 ((uint32_t)0x00002000) 6CAN_F12R1_FB14 ((uint32_t)0x00004000) 6CAN_F12R1_FB15 ((uint32_t)0x00008000) 6CAN_F12R1_FB16 ((uint32_t)0x00010000) 6CAN_F12R1_FB17 ((uint32_t)0x00020000) 6CAN_F12R1_FB18 ((uint32_t)0x00040000) 6CAN_F12R1_FB19 ((uint32_t)0x00080000) 6CAN_F12R1_FB20 ((uint32_t)0x00100000) 6CAN_F12R1_FB21 ((uint32_t)0x00200000) ¡6CAN_F12R1_FB22 ((uint32_t)0x00400000) ¢6CAN_F12R1_FB23 ((uint32_t)0x00800000) £6CAN_F12R1_FB24 ((uint32_t)0x01000000) ¤6CAN_F12R1_FB25 ((uint32_t)0x02000000) ¥6CAN_F12R1_FB26 ((uint32_t)0x04000000) ¦6CAN_F12R1_FB27 ((uint32_t)0x08000000) §6CAN_F12R1_FB28 ((uint32_t)0x10000000) ¨6CAN_F12R1_FB29 ((uint32_t)0x20000000) ©6CAN_F12R1_FB30 ((uint32_t)0x40000000) ª6CAN_F12R1_FB31 ((uint32_t)0x80000000) 6CAN_F13R1_FB0 ((uint32_t)0x00000001) ®6CAN_F13R1_FB1 ((uint32_t)0x00000002) ¯6CAN_F13R1_FB2 ((uint32_t)0x00000004) °6CAN_F13R1_FB3 ((uint32_t)0x00000008) ±6CAN_F13R1_FB4 ((uint32_t)0x00000010) ²6CAN_F13R1_FB5 ((uint32_t)0x00000020) ³6CAN_F13R1_FB6 ((uint32_t)0x00000040) ´6CAN_F13R1_FB7 ((uint32_t)0x00000080) µ6CAN_F13R1_FB8 ((uint32_t)0x00000100) ¶6CAN_F13R1_FB9 ((uint32_t)0x00000200) ·6CAN_F13R1_FB10 ((uint32_t)0x00000400) ¸6CAN_F13R1_FB11 ((uint32_t)0x00000800) ¹6CAN_F13R1_FB12 ((uint32_t)0x00001000) º6CAN_F13R1_FB13 ((uint32_t)0x00002000) »6CAN_F13R1_FB14 ((uint32_t)0x00004000) ¼6CAN_F13R1_FB15 ((uint32_t)0x00008000) ½6CAN_F13R1_FB16 ((uint32_t)0x00010000) ¾6CAN_F13R1_FB17 ((uint32_t)0x00020000) ¿6CAN_F13R1_FB18 ((uint32_t)0x00040000) À6CAN_F13R1_FB19 ((uint32_t)0x00080000) Á6CAN_F13R1_FB20 ((uint32_t)0x00100000) Â6CAN_F13R1_FB21 ((uint32_t)0x00200000) Ã6CAN_F13R1_FB22 ((uint32_t)0x00400000) Ä6CAN_F13R1_FB23 ((uint32_t)0x00800000) Å6CAN_F13R1_FB24 ((uint32_t)0x01000000) Æ6CAN_F13R1_FB25 ((uint32_t)0x02000000) Ç6CAN_F13R1_FB26 ((uint32_t)0x04000000) È6CAN_F13R1_FB27 ((uint32_t)0x08000000) É6CAN_F13R1_FB28 ((uint32_t)0x10000000) Ê6CAN_F13R1_FB29 ((uint32_t)0x20000000) Ë6CAN_F13R1_FB30 ((uint32_t)0x40000000) Ì6CAN_F13R1_FB31 ((uint32_t)0x80000000) Ï6CAN_F0R2_FB0 ((uint32_t)0x00000001) Ð6CAN_F0R2_FB1 ((uint32_t)0x00000002) Ñ6CAN_F0R2_FB2 ((uint32_t)0x00000004) Ò6CAN_F0R2_FB3 ((uint32_t)0x00000008) Ó6CAN_F0R2_FB4 ((uint32_t)0x00000010) Ô6CAN_F0R2_FB5 ((uint32_t)0x00000020) Õ6CAN_F0R2_FB6 ((uint32_t)0x00000040) Ö6CAN_F0R2_FB7 ((uint32_t)0x00000080) ×6CAN_F0R2_FB8 ((uint32_t)0x00000100) Ø6CAN_F0R2_FB9 ((uint32_t)0x00000200) Ù6CAN_F0R2_FB10 ((uint32_t)0x00000400) Ú6CAN_F0R2_FB11 ((uint32_t)0x00000800) Û6CAN_F0R2_FB12 ((uint32_t)0x00001000) Ü6CAN_F0R2_FB13 ((uint32_t)0x00002000) Ý6CAN_F0R2_FB14 ((uint32_t)0x00004000) Þ6CAN_F0R2_FB15 ((uint32_t)0x00008000) ß6CAN_F0R2_FB16 ((uint32_t)0x00010000) à6CAN_F0R2_FB17 ((uint32_t)0x00020000) á6CAN_F0R2_FB18 ((uint32_t)0x00040000) â6CAN_F0R2_FB19 ((uint32_t)0x00080000) ã6CAN_F0R2_FB20 ((uint32_t)0x00100000) ä6CAN_F0R2_FB21 ((uint32_t)0x00200000) å6CAN_F0R2_FB22 ((uint32_t)0x00400000) æ6CAN_F0R2_FB23 ((uint32_t)0x00800000) ç6CAN_F0R2_FB24 ((uint32_t)0x01000000) è6CAN_F0R2_FB25 ((uint32_t)0x02000000) é6CAN_F0R2_FB26 ((uint32_t)0x04000000) ê6CAN_F0R2_FB27 ((uint32_t)0x08000000) ë6CAN_F0R2_FB28 ((uint32_t)0x10000000) ì6CAN_F0R2_FB29 ((uint32_t)0x20000000) í6CAN_F0R2_FB30 ((uint32_t)0x40000000) î6CAN_F0R2_FB31 ((uint32_t)0x80000000) ñ6CAN_F1R2_FB0 ((uint32_t)0x00000001) ò6CAN_F1R2_FB1 ((uint32_t)0x00000002) ó6CAN_F1R2_FB2 ((uint32_t)0x00000004) ô6CAN_F1R2_FB3 ((uint32_t)0x00000008) õ6CAN_F1R2_FB4 ((uint32_t)0x00000010) ö6CAN_F1R2_FB5 ((uint32_t)0x00000020) ÷6CAN_F1R2_FB6 ((uint32_t)0x00000040) ø6CAN_F1R2_FB7 ((uint32_t)0x00000080) ù6CAN_F1R2_FB8 ((uint32_t)0x00000100) ú6CAN_F1R2_FB9 ((uint32_t)0x00000200) û6CAN_F1R2_FB10 ((uint32_t)0x00000400) ü6CAN_F1R2_FB11 ((uint32_t)0x00000800) ý6CAN_F1R2_FB12 ((uint32_t)0x00001000) þ6CAN_F1R2_FB13 ((uint32_t)0x00002000) ÿ6CAN_F1R2_FB14 ((uint32_t)0x00004000) 7CAN_F1R2_FB15 ((uint32_t)0x00008000) 7CAN_F1R2_FB16 ((uint32_t)0x00010000) 7CAN_F1R2_FB17 ((uint32_t)0x00020000) 7CAN_F1R2_FB18 ((uint32_t)0x00040000) 7CAN_F1R2_FB19 ((uint32_t)0x00080000)
7CAN_F1R2_FB20 ((uint32_t)0x00100000) 7CAN_F1R2_FB21 ((uint32_t)0x00200000) 7CAN_F1R2_FB22 ((uint32_t)0x00400000) 7CAN_F1R2_FB23 ((uint32_t)0x00800000) 7CAN_F1R2_FB24 ((uint32_t)0x01000000) 7CAN_F1R2_FB25 ((uint32_t)0x02000000) 7CAN_F1R2_FB26 ((uint32_t)0x04000000) 7CAN_F1R2_FB27 ((uint32_t)0x08000000) 7CAN_F1R2_FB28 ((uint32_t)0x10000000) 7CAN_F1R2_FB29 ((uint32_t)0x20000000) 7CAN_F1R2_FB30 ((uint32_t)0x40000000) 7CAN_F1R2_FB31 ((uint32_t)0x80000000) 7CAN_F2R2_FB0 ((uint32_t)0x00000001) 7CAN_F2R2_FB1 ((uint32_t)0x00000002) 7CAN_F2R2_FB2 ((uint32_t)0x00000004) 7CAN_F2R2_FB3 ((uint32_t)0x00000008) 7CAN_F2R2_FB4 ((uint32_t)0x00000010) 7CAN_F2R2_FB5 ((uint32_t)0x00000020) 7CAN_F2R2_FB6 ((uint32_t)0x00000040) 7CAN_F2R2_FB7 ((uint32_t)0x00000080) 7CAN_F2R2_FB8 ((uint32_t)0x00000100) 7CAN_F2R2_FB9 ((uint32_t)0x00000200) 7CAN_F2R2_FB10 ((uint32_t)0x00000400) 7CAN_F2R2_FB11 ((uint32_t)0x00000800) 7CAN_F2R2_FB12 ((uint32_t)0x00001000) 7CAN_F2R2_FB13 ((uint32_t)0x00002000) ¡7CAN_F2R2_FB14 ((uint32_t)0x00004000) ¢7CAN_F2R2_FB15 ((uint32_t)0x00008000) £7CAN_F2R2_FB16 ((uint32_t)0x00010000) ¤7CAN_F2R2_FB17 ((uint32_t)0x00020000) ¥7CAN_F2R2_FB18 ((uint32_t)0x00040000) ¦7CAN_F2R2_FB19 ((uint32_t)0x00080000) §7CAN_F2R2_FB20 ((uint32_t)0x00100000) ¨7CAN_F2R2_FB21 ((uint32_t)0x00200000) ©7CAN_F2R2_FB22 ((uint32_t)0x00400000) ª7CAN_F2R2_FB23 ((uint32_t)0x00800000) «7CAN_F2R2_FB24 ((uint32_t)0x01000000) ¬7CAN_F2R2_FB25 ((uint32_t)0x02000000) 7CAN_F2R2_FB26 ((uint32_t)0x04000000) ®7CAN_F2R2_FB27 ((uint32_t)0x08000000) ¯7CAN_F2R2_FB28 ((uint32_t)0x10000000) °7CAN_F2R2_FB29 ((uint32_t)0x20000000) ±7CAN_F2R2_FB30 ((uint32_t)0x40000000) ²7CAN_F2R2_FB31 ((uint32_t)0x80000000) µ7CAN_F3R2_FB0 ((uint32_t)0x00000001) ¶7CAN_F3R2_FB1 ((uint32_t)0x00000002) ·7CAN_F3R2_FB2 ((uint32_t)0x00000004) ¸7CAN_F3R2_FB3 ((uint32_t)0x00000008) ¹7CAN_F3R2_FB4 ((uint32_t)0x00000010) º7CAN_F3R2_FB5 ((uint32_t)0x00000020) »7CAN_F3R2_FB6 ((uint32_t)0x00000040) ¼7CAN_F3R2_FB7 ((uint32_t)0x00000080) ½7CAN_F3R2_FB8 ((uint32_t)0x00000100) ¾7CAN_F3R2_FB9 ((uint32_t)0x00000200) ¿7CAN_F3R2_FB10 ((uint32_t)0x00000400) À7CAN_F3R2_FB11 ((uint32_t)0x00000800) Á7CAN_F3R2_FB12 ((uint32_t)0x00001000) Â7CAN_F3R2_FB13 ((uint32_t)0x00002000) Ã7CAN_F3R2_FB14 ((uint32_t)0x00004000) Ä7CAN_F3R2_FB15 ((uint32_t)0x00008000) Å7CAN_F3R2_FB16 ((uint32_t)0x00010000) Æ7CAN_F3R2_FB17 ((uint32_t)0x00020000) Ç7CAN_F3R2_FB18 ((uint32_t)0x00040000) È7CAN_F3R2_FB19 ((uint32_t)0x00080000) É7CAN_F3R2_FB20 ((uint32_t)0x00100000) Ê7CAN_F3R2_FB21 ((uint32_t)0x00200000) Ë7CAN_F3R2_FB22 ((uint32_t)0x00400000) Ì7CAN_F3R2_FB23 ((uint32_t)0x00800000) Í7CAN_F3R2_FB24 ((uint32_t)0x01000000) Î7CAN_F3R2_FB25 ((uint32_t)0x02000000) Ï7CAN_F3R2_FB26 ((uint32_t)0x04000000) Ð7CAN_F3R2_FB27 ((uint32_t)0x08000000) Ñ7CAN_F3R2_FB28 ((uint32_t)0x10000000) Ò7CAN_F3R2_FB29 ((uint32_t)0x20000000) Ó7CAN_F3R2_FB30 ((uint32_t)0x40000000) Ô7CAN_F3R2_FB31 ((uint32_t)0x80000000) ×7CAN_F4R2_FB0 ((uint32_t)0x00000001) Ø7CAN_F4R2_FB1 ((uint32_t)0x00000002) Ù7CAN_F4R2_FB2 ((uint32_t)0x00000004) Ú7CAN_F4R2_FB3 ((uint32_t)0x00000008) Û7CAN_F4R2_FB4 ((uint32_t)0x00000010) Ü7CAN_F4R2_FB5 ((uint32_t)0x00000020) Ý7CAN_F4R2_FB6 ((uint32_t)0x00000040) Þ7CAN_F4R2_FB7 ((uint32_t)0x00000080) ß7CAN_F4R2_FB8 ((uint32_t)0x00000100) à7CAN_F4R2_FB9 ((uint32_t)0x00000200) á7CAN_F4R2_FB10 ((uint32_t)0x00000400) â7CAN_F4R2_FB11 ((uint32_t)0x00000800) ã7CAN_F4R2_FB12 ((uint32_t)0x00001000) ä7CAN_F4R2_FB13 ((uint32_t)0x00002000) å7CAN_F4R2_FB14 ((uint32_t)0x00004000) æ7CAN_F4R2_FB15 ((uint32_t)0x00008000) ç7CAN_F4R2_FB16 ((uint32_t)0x00010000) è7CAN_F4R2_FB17 ((uint32_t)0x00020000) é7CAN_F4R2_FB18 ((uint32_t)0x00040000) ê7CAN_F4R2_FB19 ((uint32_t)0x00080000) ë7CAN_F4R2_FB20 ((uint32_t)0x00100000) ì7CAN_F4R2_FB21 ((uint32_t)0x00200000) í7CAN_F4R2_FB22 ((uint32_t)0x00400000) î7CAN_F4R2_FB23 ((uint32_t)0x00800000) ï7CAN_F4R2_FB24 ((uint32_t)0x01000000) ð7CAN_F4R2_FB25 ((uint32_t)0x02000000) ñ7CAN_F4R2_FB26 ((uint32_t)0x04000000) ò7CAN_F4R2_FB27 ((uint32_t)0x08000000) ó7CAN_F4R2_FB28 ((uint32_t)0x10000000) ô7CAN_F4R2_FB29 ((uint32_t)0x20000000) õ7CAN_F4R2_FB30 ((uint32_t)0x40000000) ö7CAN_F4R2_FB31 ((uint32_t)0x80000000) ù7CAN_F5R2_FB0 ((uint32_t)0x00000001) ú7CAN_F5R2_FB1 ((uint32_t)0x00000002) û7CAN_F5R2_FB2 ((uint32_t)0x00000004) ü7CAN_F5R2_FB3 ((uint32_t)0x00000008) ý7CAN_F5R2_FB4 ((uint32_t)0x00000010) þ7CAN_F5R2_FB5 ((uint32_t)0x00000020) ÿ7CAN_F5R2_FB6 ((uint32_t)0x00000040) 8CAN_F5R2_FB7 ((uint32_t)0x00000080) 8CAN_F5R2_FB8 ((uint32_t)0x00000100) 8CAN_F5R2_FB9 ((uint32_t)0x00000200) 8CAN_F5R2_FB10 ((uint32_t)0x00000400) 8CAN_F5R2_FB11 ((uint32_t)0x00000800)
8CAN_F5R2_FB12 ((uint32_t)0x00001000) 8CAN_F5R2_FB13 ((uint32_t)0x00002000) 8CAN_F5R2_FB14 ((uint32_t)0x00004000) 8CAN_F5R2_FB15 ((uint32_t)0x00008000) 8CAN_F5R2_FB16 ((uint32_t)0x00010000) 8CAN_F5R2_FB17 ((uint32_t)0x00020000) 8CAN_F5R2_FB18 ((uint32_t)0x00040000) 8CAN_F5R2_FB19 ((uint32_t)0x00080000) 8CAN_F5R2_FB20 ((uint32_t)0x00100000) 8CAN_F5R2_FB21 ((uint32_t)0x00200000) 8CAN_F5R2_FB22 ((uint32_t)0x00400000) 8CAN_F5R2_FB23 ((uint32_t)0x00800000) 8CAN_F5R2_FB24 ((uint32_t)0x01000000) 8CAN_F5R2_FB25 ((uint32_t)0x02000000) 8CAN_F5R2_FB26 ((uint32_t)0x04000000) 8CAN_F5R2_FB27 ((uint32_t)0x08000000) 8CAN_F5R2_FB28 ((uint32_t)0x10000000) 8CAN_F5R2_FB29 ((uint32_t)0x20000000) 8CAN_F5R2_FB30 ((uint32_t)0x40000000) 8CAN_F5R2_FB31 ((uint32_t)0x80000000) 8CAN_F6R2_FB0 ((uint32_t)0x00000001) 8CAN_F6R2_FB1 ((uint32_t)0x00000002) 8CAN_F6R2_FB2 ((uint32_t)0x00000004) 8CAN_F6R2_FB3 ((uint32_t)0x00000008) 8CAN_F6R2_FB4 ((uint32_t)0x00000010) 8CAN_F6R2_FB5 ((uint32_t)0x00000020) ¡8CAN_F6R2_FB6 ((uint32_t)0x00000040) ¢8CAN_F6R2_FB7 ((uint32_t)0x00000080) £8CAN_F6R2_FB8 ((uint32_t)0x00000100) ¤8CAN_F6R2_FB9 ((uint32_t)0x00000200) ¥8CAN_F6R2_FB10 ((uint32_t)0x00000400) ¦8CAN_F6R2_FB11 ((uint32_t)0x00000800) §8CAN_F6R2_FB12 ((uint32_t)0x00001000) ¨8CAN_F6R2_FB13 ((uint32_t)0x00002000) ©8CAN_F6R2_FB14 ((uint32_t)0x00004000) ª8CAN_F6R2_FB15 ((uint32_t)0x00008000) «8CAN_F6R2_FB16 ((uint32_t)0x00010000) ¬8CAN_F6R2_FB17 ((uint32_t)0x00020000) 8CAN_F6R2_FB18 ((uint32_t)0x00040000) ®8CAN_F6R2_FB19 ((uint32_t)0x00080000) ¯8CAN_F6R2_FB20 ((uint32_t)0x00100000) °8CAN_F6R2_FB21 ((uint32_t)0x00200000) ±8CAN_F6R2_FB22 ((uint32_t)0x00400000) ²8CAN_F6R2_FB23 ((uint32_t)0x00800000) ³8CAN_F6R2_FB24 ((uint32_t)0x01000000) ´8CAN_F6R2_FB25 ((uint32_t)0x02000000) µ8CAN_F6R2_FB26 ((uint32_t)0x04000000) ¶8CAN_F6R2_FB27 ((uint32_t)0x08000000) ·8CAN_F6R2_FB28 ((uint32_t)0x10000000) ¸8CAN_F6R2_FB29 ((uint32_t)0x20000000) ¹8CAN_F6R2_FB30 ((uint32_t)0x40000000) º8CAN_F6R2_FB31 ((uint32_t)0x80000000) ½8CAN_F7R2_FB0 ((uint32_t)0x00000001) ¾8CAN_F7R2_FB1 ((uint32_t)0x00000002) ¿8CAN_F7R2_FB2 ((uint32_t)0x00000004) À8CAN_F7R2_FB3 ((uint32_t)0x00000008) Á8CAN_F7R2_FB4 ((uint32_t)0x00000010) Â8CAN_F7R2_FB5 ((uint32_t)0x00000020) Ã8CAN_F7R2_FB6 ((uint32_t)0x00000040) Ä8CAN_F7R2_FB7 ((uint32_t)0x00000080) Å8CAN_F7R2_FB8 ((uint32_t)0x00000100) Æ8CAN_F7R2_FB9 ((uint32_t)0x00000200) Ç8CAN_F7R2_FB10 ((uint32_t)0x00000400) È8CAN_F7R2_FB11 ((uint32_t)0x00000800) É8CAN_F7R2_FB12 ((uint32_t)0x00001000) Ê8CAN_F7R2_FB13 ((uint32_t)0x00002000) Ë8CAN_F7R2_FB14 ((uint32_t)0x00004000) Ì8CAN_F7R2_FB15 ((uint32_t)0x00008000) Í8CAN_F7R2_FB16 ((uint32_t)0x00010000) Î8CAN_F7R2_FB17 ((uint32_t)0x00020000) Ï8CAN_F7R2_FB18 ((uint32_t)0x00040000) Ð8CAN_F7R2_FB19 ((uint32_t)0x00080000) Ñ8CAN_F7R2_FB20 ((uint32_t)0x00100000) Ò8CAN_F7R2_FB21 ((uint32_t)0x00200000) Ó8CAN_F7R2_FB22 ((uint32_t)0x00400000) Ô8CAN_F7R2_FB23 ((uint32_t)0x00800000) Õ8CAN_F7R2_FB24 ((uint32_t)0x01000000) Ö8CAN_F7R2_FB25 ((uint32_t)0x02000000) ×8CAN_F7R2_FB26 ((uint32_t)0x04000000) Ø8CAN_F7R2_FB27 ((uint32_t)0x08000000) Ù8CAN_F7R2_FB28 ((uint32_t)0x10000000) Ú8CAN_F7R2_FB29 ((uint32_t)0x20000000) Û8CAN_F7R2_FB30 ((uint32_t)0x40000000) Ü8CAN_F7R2_FB31 ((uint32_t)0x80000000) ß8CAN_F8R2_FB0 ((uint32_t)0x00000001) à8CAN_F8R2_FB1 ((uint32_t)0x00000002) á8CAN_F8R2_FB2 ((uint32_t)0x00000004) â8CAN_F8R2_FB3 ((uint32_t)0x00000008) ã8CAN_F8R2_FB4 ((uint32_t)0x00000010) ä8CAN_F8R2_FB5 ((uint32_t)0x00000020) å8CAN_F8R2_FB6 ((uint32_t)0x00000040) æ8CAN_F8R2_FB7 ((uint32_t)0x00000080) ç8CAN_F8R2_FB8 ((uint32_t)0x00000100) è8CAN_F8R2_FB9 ((uint32_t)0x00000200) é8CAN_F8R2_FB10 ((uint32_t)0x00000400) ê8CAN_F8R2_FB11 ((uint32_t)0x00000800) ë8CAN_F8R2_FB12 ((uint32_t)0x00001000) ì8CAN_F8R2_FB13 ((uint32_t)0x00002000) í8CAN_F8R2_FB14 ((uint32_t)0x00004000) î8CAN_F8R2_FB15 ((uint32_t)0x00008000) ï8CAN_F8R2_FB16 ((uint32_t)0x00010000) ð8CAN_F8R2_FB17 ((uint32_t)0x00020000) ñ8CAN_F8R2_FB18 ((uint32_t)0x00040000) ò8CAN_F8R2_FB19 ((uint32_t)0x00080000) ó8CAN_F8R2_FB20 ((uint32_t)0x00100000) ô8CAN_F8R2_FB21 ((uint32_t)0x00200000) õ8CAN_F8R2_FB22 ((uint32_t)0x00400000) ö8CAN_F8R2_FB23 ((uint32_t)0x00800000) ÷8CAN_F8R2_FB24 ((uint32_t)0x01000000) ø8CAN_F8R2_FB25 ((uint32_t)0x02000000) ù8CAN_F8R2_FB26 ((uint32_t)0x04000000) ú8CAN_F8R2_FB27 ((uint32_t)0x08000000) û8CAN_F8R2_FB28 ((uint32_t)0x10000000) ü8CAN_F8R2_FB29 ((uint32_t)0x20000000) ý8CAN_F8R2_FB30 ((uint32_t)0x40000000) þ8CAN_F8R2_FB31 ((uint32_t)0x80000000) 9CAN_F9R2_FB0 ((uint32_t)0x00000001) 9CAN_F9R2_FB1 ((uint32_t)0x00000002) 9CAN_F9R2_FB2 ((uint32_t)0x00000004) 9CAN_F9R2_FB3 ((uint32_t)0x00000008)
9CAN_F9R2_FB4 ((uint32_t)0x00000010) 9CAN_F9R2_FB5 ((uint32_t)0x00000020) 9CAN_F9R2_FB6 ((uint32_t)0x00000040) 9CAN_F9R2_FB7 ((uint32_t)0x00000080) 9CAN_F9R2_FB8 ((uint32_t)0x00000100) 9CAN_F9R2_FB9 ((uint32_t)0x00000200) 9CAN_F9R2_FB10 ((uint32_t)0x00000400) 9CAN_F9R2_FB11 ((uint32_t)0x00000800) 9CAN_F9R2_FB12 ((uint32_t)0x00001000) 9CAN_F9R2_FB13 ((uint32_t)0x00002000) 9CAN_F9R2_FB14 ((uint32_t)0x00004000) 9CAN_F9R2_FB15 ((uint32_t)0x00008000) 9CAN_F9R2_FB16 ((uint32_t)0x00010000) 9CAN_F9R2_FB17 ((uint32_t)0x00020000) 9CAN_F9R2_FB18 ((uint32_t)0x00040000) 9CAN_F9R2_FB19 ((uint32_t)0x00080000) 9CAN_F9R2_FB20 ((uint32_t)0x00100000) 9CAN_F9R2_FB21 ((uint32_t)0x00200000) 9CAN_F9R2_FB22 ((uint32_t)0x00400000) 9CAN_F9R2_FB23 ((uint32_t)0x00800000) 9CAN_F9R2_FB24 ((uint32_t)0x01000000) 9CAN_F9R2_FB25 ((uint32_t)0x02000000) 9CAN_F9R2_FB26 ((uint32_t)0x04000000) 9CAN_F9R2_FB27 ((uint32_t)0x08000000) 9CAN_F9R2_FB28 ((uint32_t)0x10000000) 9CAN_F9R2_FB29 ((uint32_t)0x20000000) 9CAN_F9R2_FB30 ((uint32_t)0x40000000) 9CAN_F9R2_FB31 ((uint32_t)0x80000000) £9CAN_F10R2_FB0 ((uint32_t)0x00000001) ¤9CAN_F10R2_FB1 ((uint32_t)0x00000002) ¥9CAN_F10R2_FB2 ((uint32_t)0x00000004) ¦9CAN_F10R2_FB3 ((uint32_t)0x00000008) §9CAN_F10R2_FB4 ((uint32_t)0x00000010) ¨9CAN_F10R2_FB5 ((uint32_t)0x00000020) ©9CAN_F10R2_FB6 ((uint32_t)0x00000040) ª9CAN_F10R2_FB7 ((uint32_t)0x00000080) «9CAN_F10R2_FB8 ((uint32_t)0x00000100) ¬9CAN_F10R2_FB9 ((uint32_t)0x00000200) 9CAN_F10R2_FB10 ((uint32_t)0x00000400) ®9CAN_F10R2_FB11 ((uint32_t)0x00000800) ¯9CAN_F10R2_FB12 ((uint32_t)0x00001000) °9CAN_F10R2_FB13 ((uint32_t)0x00002000) ±9CAN_F10R2_FB14 ((uint32_t)0x00004000) ²9CAN_F10R2_FB15 ((uint32_t)0x00008000) ³9CAN_F10R2_FB16 ((uint32_t)0x00010000) ´9CAN_F10R2_FB17 ((uint32_t)0x00020000) µ9CAN_F10R2_FB18 ((uint32_t)0x00040000) ¶9CAN_F10R2_FB19 ((uint32_t)0x00080000) ·9CAN_F10R2_FB20 ((uint32_t)0x00100000) ¸9CAN_F10R2_FB21 ((uint32_t)0x00200000) ¹9CAN_F10R2_FB22 ((uint32_t)0x00400000) º9CAN_F10R2_FB23 ((uint32_t)0x00800000) »9CAN_F10R2_FB24 ((uint32_t)0x01000000) ¼9CAN_F10R2_FB25 ((uint32_t)0x02000000) ½9CAN_F10R2_FB26 ((uint32_t)0x04000000) ¾9CAN_F10R2_FB27 ((uint32_t)0x08000000) ¿9CAN_F10R2_FB28 ((uint32_t)0x10000000) À9CAN_F10R2_FB29 ((uint32_t)0x20000000) Á9CAN_F10R2_FB30 ((uint32_t)0x40000000) Â9CAN_F10R2_FB31 ((uint32_t)0x80000000) Å9CAN_F11R2_FB0 ((uint32_t)0x00000001) Æ9CAN_F11R2_FB1 ((uint32_t)0x00000002) Ç9CAN_F11R2_FB2 ((uint32_t)0x00000004) È9CAN_F11R2_FB3 ((uint32_t)0x00000008) É9CAN_F11R2_FB4 ((uint32_t)0x00000010) Ê9CAN_F11R2_FB5 ((uint32_t)0x00000020) Ë9CAN_F11R2_FB6 ((uint32_t)0x00000040) Ì9CAN_F11R2_FB7 ((uint32_t)0x00000080) Í9CAN_F11R2_FB8 ((uint32_t)0x00000100) Î9CAN_F11R2_FB9 ((uint32_t)0x00000200) Ï9CAN_F11R2_FB10 ((uint32_t)0x00000400) Ð9CAN_F11R2_FB11 ((uint32_t)0x00000800) Ñ9CAN_F11R2_FB12 ((uint32_t)0x00001000) Ò9CAN_F11R2_FB13 ((uint32_t)0x00002000) Ó9CAN_F11R2_FB14 ((uint32_t)0x00004000) Ô9CAN_F11R2_FB15 ((uint32_t)0x00008000) Õ9CAN_F11R2_FB16 ((uint32_t)0x00010000) Ö9CAN_F11R2_FB17 ((uint32_t)0x00020000) ×9CAN_F11R2_FB18 ((uint32_t)0x00040000) Ø9CAN_F11R2_FB19 ((uint32_t)0x00080000) Ù9CAN_F11R2_FB20 ((uint32_t)0x00100000) Ú9CAN_F11R2_FB21 ((uint32_t)0x00200000) Û9CAN_F11R2_FB22 ((uint32_t)0x00400000) Ü9CAN_F11R2_FB23 ((uint32_t)0x00800000) Ý9CAN_F11R2_FB24 ((uint32_t)0x01000000) Þ9CAN_F11R2_FB25 ((uint32_t)0x02000000) ß9CAN_F11R2_FB26 ((uint32_t)0x04000000) à9CAN_F11R2_FB27 ((uint32_t)0x08000000) á9CAN_F11R2_FB28 ((uint32_t)0x10000000) â9CAN_F11R2_FB29 ((uint32_t)0x20000000) ã9CAN_F11R2_FB30 ((uint32_t)0x40000000) ä9CAN_F11R2_FB31 ((uint32_t)0x80000000) ç9CAN_F12R2_FB0 ((uint32_t)0x00000001) è9CAN_F12R2_FB1 ((uint32_t)0x00000002) é9CAN_F12R2_FB2 ((uint32_t)0x00000004) ê9CAN_F12R2_FB3 ((uint32_t)0x00000008) ë9CAN_F12R2_FB4 ((uint32_t)0x00000010) ì9CAN_F12R2_FB5 ((uint32_t)0x00000020) í9CAN_F12R2_FB6 ((uint32_t)0x00000040) î9CAN_F12R2_FB7 ((uint32_t)0x00000080) ï9CAN_F12R2_FB8 ((uint32_t)0x00000100) ð9CAN_F12R2_FB9 ((uint32_t)0x00000200) ñ9CAN_F12R2_FB10 ((uint32_t)0x00000400) ò9CAN_F12R2_FB11 ((uint32_t)0x00000800) ó9CAN_F12R2_FB12 ((uint32_t)0x00001000) ô9CAN_F12R2_FB13 ((uint32_t)0x00002000) õ9CAN_F12R2_FB14 ((uint32_t)0x00004000) ö9CAN_F12R2_FB15 ((uint32_t)0x00008000) ÷9CAN_F12R2_FB16 ((uint32_t)0x00010000) ø9CAN_F12R2_FB17 ((uint32_t)0x00020000) ù9CAN_F12R2_FB18 ((uint32_t)0x00040000) ú9CAN_F12R2_FB19 ((uint32_t)0x00080000) û9CAN_F12R2_FB20 ((uint32_t)0x00100000) ü9CAN_F12R2_FB21 ((uint32_t)0x00200000) ý9CAN_F12R2_FB22 ((uint32_t)0x00400000) þ9CAN_F12R2_FB23 ((uint32_t)0x00800000) ÿ9CAN_F12R2_FB24 ((uint32_t)0x01000000) :CAN_F12R2_FB25 ((uint32_t)0x02000000) :CAN_F12R2_FB26 ((uint32_t)0x04000000) :CAN_F12R2_FB27 ((uint32_t)0x08000000) :CAN_F12R2_FB28 ((uint32_t)0x10000000) :CAN_F12R2_FB29 ((uint32_t)0x20000000)
:CAN_F12R2_FB30 ((uint32_t)0x40000000) :CAN_F12R2_FB31 ((uint32_t)0x80000000) :CAN_F13R2_FB0 ((uint32_t)0x00000001) :CAN_F13R2_FB1 ((uint32_t)0x00000002) :CAN_F13R2_FB2 ((uint32_t)0x00000004) :CAN_F13R2_FB3 ((uint32_t)0x00000008) :CAN_F13R2_FB4 ((uint32_t)0x00000010) :CAN_F13R2_FB5 ((uint32_t)0x00000020) :CAN_F13R2_FB6 ((uint32_t)0x00000040) :CAN_F13R2_FB7 ((uint32_t)0x00000080) :CAN_F13R2_FB8 ((uint32_t)0x00000100) :CAN_F13R2_FB9 ((uint32_t)0x00000200) :CAN_F13R2_FB10 ((uint32_t)0x00000400) :CAN_F13R2_FB11 ((uint32_t)0x00000800) :CAN_F13R2_FB12 ((uint32_t)0x00001000) :CAN_F13R2_FB13 ((uint32_t)0x00002000) :CAN_F13R2_FB14 ((uint32_t)0x00004000) :CAN_F13R2_FB15 ((uint32_t)0x00008000) :CAN_F13R2_FB16 ((uint32_t)0x00010000) :CAN_F13R2_FB17 ((uint32_t)0x00020000) :CAN_F13R2_FB18 ((uint32_t)0x00040000) :CAN_F13R2_FB19 ((uint32_t)0x00080000) :CAN_F13R2_FB20 ((uint32_t)0x00100000) :CAN_F13R2_FB21 ((uint32_t)0x00200000) :CAN_F13R2_FB22 ((uint32_t)0x00400000) :CAN_F13R2_FB23 ((uint32_t)0x00800000) ¡:CAN_F13R2_FB24 ((uint32_t)0x01000000) ¢:CAN_F13R2_FB25 ((uint32_t)0x02000000) £:CAN_F13R2_FB26 ((uint32_t)0x04000000) ¤:CAN_F13R2_FB27 ((uint32_t)0x08000000) ¥:CAN_F13R2_FB28 ((uint32_t)0x10000000) ¦:CAN_F13R2_FB29 ((uint32_t)0x20000000) §:CAN_F13R2_FB30 ((uint32_t)0x40000000) ¨:CAN_F13R2_FB31 ((uint32_t)0x80000000) ±:SPI_CR1_CPHA ((uint16_t)0x0001) ²:SPI_CR1_CPOL ((uint16_t)0x0002) ³:SPI_CR1_MSTR ((uint16_t)0x0004) µ:SPI_CR1_BR ((uint16_t)0x0038) ¶:SPI_CR1_BR_0 ((uint16_t)0x0008) ·:SPI_CR1_BR_1 ((uint16_t)0x0010) ¸:SPI_CR1_BR_2 ((uint16_t)0x0020) º:SPI_CR1_SPE ((uint16_t)0x0040) »:SPI_CR1_LSBFIRST ((uint16_t)0x0080) ¼:SPI_CR1_SSI ((uint16_t)0x0100) ½:SPI_CR1_SSM ((uint16_t)0x0200) ¾:SPI_CR1_RXONLY ((uint16_t)0x0400) ¿:SPI_CR1_DFF ((uint16_t)0x0800) À:SPI_CR1_CRCNEXT ((uint16_t)0x1000) Á:SPI_CR1_CRCEN ((uint16_t)0x2000) Â:SPI_CR1_BIDIOE ((uint16_t)0x4000) Ã:SPI_CR1_BIDIMODE ((uint16_t)0x8000) Æ:SPI_CR2_RXDMAEN ((uint8_t)0x01) Ç:SPI_CR2_TXDMAEN ((uint8_t)0x02) È:SPI_CR2_SSOE ((uint8_t)0x04) É:SPI_CR2_ERRIE ((uint8_t)0x20) Ê:SPI_CR2_RXNEIE ((uint8_t)0x40) Ë:SPI_CR2_TXEIE ((uint8_t)0x80) Î:SPI_SR_RXNE ((uint8_t)0x01) Ï:SPI_SR_TXE ((uint8_t)0x02) Ð:SPI_SR_CHSIDE ((uint8_t)0x04) Ñ:SPI_SR_UDR ((uint8_t)0x08) Ò:SPI_SR_CRCERR ((uint8_t)0x10) Ó:SPI_SR_MODF ((uint8_t)0x20) Ô:SPI_SR_OVR ((uint8_t)0x40) Õ:SPI_SR_BSY ((uint8_t)0x80) Ø:SPI_DR_DR ((uint16_t)0xFFFF) Û:SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) Þ:SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) á:SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) ä:SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) æ:SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) ç:SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) è:SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) ê:SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) ì:SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) í:SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) î:SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) ð:SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) ò:SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) ó:SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) ô:SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) ö:SPI_I2SCFGR_I2SE ((uint16_t)0x0400) ÷:SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) ú:SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) û:SPI_I2SPR_ODD ((uint16_t)0x0100) ü:SPI_I2SPR_MCKOE ((uint16_t)0x0200)
;I2C_CR1_PE ((uint16_t)0x0001) ;I2C_CR1_SMBUS ((uint16_t)0x0002) ;I2C_CR1_SMBTYPE ((uint16_t)0x0008) ;I2C_CR1_ENARP ((uint16_t)0x0010) ;I2C_CR1_ENPEC ((uint16_t)0x0020) ;I2C_CR1_ENGC ((uint16_t)0x0040) ;I2C_CR1_NOSTRETCH ((uint16_t)0x0080) ;I2C_CR1_START ((uint16_t)0x0100) ;I2C_CR1_STOP ((uint16_t)0x0200) ;I2C_CR1_ACK ((uint16_t)0x0400) ;I2C_CR1_POS ((uint16_t)0x0800) ;I2C_CR1_PEC ((uint16_t)0x1000) ;I2C_CR1_ALERT ((uint16_t)0x2000) ;I2C_CR1_SWRST ((uint16_t)0x8000) ;I2C_CR2_FREQ ((uint16_t)0x003F) ;I2C_CR2_FREQ_0 ((uint16_t)0x0001) ;I2C_CR2_FREQ_1 ((uint16_t)0x0002) ;I2C_CR2_FREQ_2 ((uint16_t)0x0004) ;I2C_CR2_FREQ_3 ((uint16_t)0x0008) ;I2C_CR2_FREQ_4 ((uint16_t)0x0010) ;I2C_CR2_FREQ_5 ((uint16_t)0x0020) ;I2C_CR2_ITERREN ((uint16_t)0x0100) ;I2C_CR2_ITEVTEN ((uint16_t)0x0200) ;I2C_CR2_ITBUFEN ((uint16_t)0x0400) ;I2C_CR2_DMAEN ((uint16_t)0x0800) ¡;I2C_CR2_LAST ((uint16_t)0x1000) ¤;I2C_OAR1_ADD1_7 ((uint16_t)0x00FE) ¥;I2C_OAR1_ADD8_9 ((uint16_t)0x0300) §;I2C_OAR1_ADD0 ((uint16_t)0x0001) ¨;I2C_OAR1_ADD1 ((uint16_t)0x0002) ©;I2C_OAR1_ADD2 ((uint16_t)0x0004) ª;I2C_OAR1_ADD3 ((uint16_t)0x0008) «;I2C_OAR1_ADD4 ((uint16_t)0x0010) ¬;I2C_OAR1_ADD5 ((uint16_t)0x0020) ;I2C_OAR1_ADD6 ((uint16_t)0x0040) ®;I2C_OAR1_ADD7 ((uint16_t)0x0080) ¯;I2C_OAR1_ADD8 ((uint16_t)0x0100) °;I2C_OAR1_ADD9 ((uint16_t)0x0200) ²;I2C_OAR1_ADDMODE ((uint16_t)0x8000) µ;I2C_OAR2_ENDUAL ((uint8_t)0x01) ¶;I2C_OAR2_ADD2 ((uint8_t)0xFE) ¹;I2C_DR_DR ((uint8_t)0xFF) ¼;I2C_SR1_SB ((uint16_t)0x0001) ½;I2C_SR1_ADDR ((uint16_t)0x0002) ¾;I2C_SR1_BTF ((uint16_t)0x0004) ¿;I2C_SR1_ADD10 ((uint16_t)0x0008) À;I2C_SR1_STOPF ((uint16_t)0x0010) Á;I2C_SR1_RXNE ((uint16_t)0x0040) Â;I2C_SR1_TXE ((uint16_t)0x0080) Ã;I2C_SR1_BERR ((uint16_t)0x0100) Ä;I2C_SR1_ARLO ((uint16_t)0x0200) Å;I2C_SR1_AF ((uint16_t)0x0400) Æ;I2C_SR1_OVR ((uint16_t)0x0800) Ç;I2C_SR1_PECERR ((uint16_t)0x1000) È;I2C_SR1_TIMEOUT ((uint16_t)0x4000) É;I2C_SR1_SMBALERT ((uint16_t)0x8000) Ì;I2C_SR2_MSL ((uint16_t)0x0001) Í;I2C_SR2_BUSY ((uint16_t)0x0002) Î;I2C_SR2_TRA ((uint16_t)0x0004) Ï;I2C_SR2_GENCALL ((uint16_t)0x0010) Ð;I2C_SR2_SMBDEFAULT ((uint16_t)0x0020) Ñ;I2C_SR2_SMBHOST ((uint16_t)0x0040) Ò;I2C_SR2_DUALF ((uint16_t)0x0080) Ó;I2C_SR2_PEC ((uint16_t)0xFF00) Ö;I2C_CCR_CCR ((uint16_t)0x0FFF) ×;I2C_CCR_DUTY ((uint16_t)0x4000) Ø;I2C_CCR_FS ((uint16_t)0x8000) Û;I2C_TRISE_TRISE ((uint8_t)0x3F) ä;USART_SR_PE ((uint16_t)0x0001) å;USART_SR_FE ((uint16_t)0x0002) æ;USART_SR_NE ((uint16_t)0x0004) ç;USART_SR_ORE ((uint16_t)0x0008) è;USART_SR_IDLE ((uint16_t)0x0010) é;USART_SR_RXNE ((uint16_t)0x0020) ê;USART_SR_TC ((uint16_t)0x0040) ë;USART_SR_TXE ((uint16_t)0x0080) ì;USART_SR_LBD ((uint16_t)0x0100) í;USART_SR_CTS ((uint16_t)0x0200) ð;USART_DR_DR ((uint16_t)0x01FF) ó;USART_BRR_DIV_Fraction ((uint16_t)0x000F) ô;USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0) ÷;USART_CR1_SBK ((uint16_t)0x0001) ø;USART_CR1_RWU ((uint16_t)0x0002) ù;USART_CR1_RE ((uint16_t)0x0004) ú;USART_CR1_TE ((uint16_t)0x0008) û;USART_CR1_IDLEIE ((uint16_t)0x0010) ü;USART_CR1_RXNEIE ((uint16_t)0x0020) ý;USART_CR1_TCIE ((uint16_t)0x0040) þ;USART_CR1_TXEIE ((uint16_t)0x0080) ÿ;USART_CR1_PEIE ((uint16_t)0x0100) <USART_CR1_PS ((uint16_t)0x0200) <USART_CR1_PCE ((uint16_t)0x0400) <USART_CR1_WAKE ((uint16_t)0x0800) <USART_CR1_M ((uint16_t)0x1000) <USART_CR1_UE ((uint16_t)0x2000)
<USART_CR1_OVER8 ((uint16_t)0x8000) <USART_CR2_ADD ((uint16_t)0x000F) <USART_CR2_LBDL ((uint16_t)0x0020) <USART_CR2_LBDIE ((uint16_t)0x0040) <USART_CR2_LBCL ((uint16_t)0x0100) <USART_CR2_CPHA ((uint16_t)0x0200) <USART_CR2_CPOL ((uint16_t)0x0400) <USART_CR2_CLKEN ((uint16_t)0x0800) <USART_CR2_STOP ((uint16_t)0x3000) <USART_CR2_STOP_0 ((uint16_t)0x1000) <USART_CR2_STOP_1 ((uint16_t)0x2000) <USART_CR2_LINEN ((uint16_t)0x4000) <USART_CR3_EIE ((uint16_t)0x0001) <USART_CR3_IREN ((uint16_t)0x0002) <USART_CR3_IRLP ((uint16_t)0x0004) <USART_CR3_HDSEL ((uint16_t)0x0008) <USART_CR3_NACK ((uint16_t)0x0010) <USART_CR3_SCEN ((uint16_t)0x0020) <USART_CR3_DMAR ((uint16_t)0x0040) <USART_CR3_DMAT ((uint16_t)0x0080) <USART_CR3_RTSE ((uint16_t)0x0100) <USART_CR3_CTSE ((uint16_t)0x0200) ¡<USART_CR3_CTSIE ((uint16_t)0x0400) ¢<USART_CR3_ONEBIT ((uint16_t)0x0800) ¥<USART_GTPR_PSC ((uint16_t)0x00FF) ¦<USART_GTPR_PSC_0 ((uint16_t)0x0001) §<USART_GTPR_PSC_1 ((uint16_t)0x0002) ¨<USART_GTPR_PSC_2 ((uint16_t)0x0004) ©<USART_GTPR_PSC_3 ((uint16_t)0x0008) ª<USART_GTPR_PSC_4 ((uint16_t)0x0010) «<USART_GTPR_PSC_5 ((uint16_t)0x0020) ¬<USART_GTPR_PSC_6 ((uint16_t)0x0040) <USART_GTPR_PSC_7 ((uint16_t)0x0080) ¯<USART_GTPR_GT ((uint16_t)0xFF00) ¸<DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF) º<DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000) »<DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000) ¼<DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000) ½<DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000) ¾<DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000) ¿<DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000) À<DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000) Á<DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000) Â<DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000) Ã<DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000) Ä<DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000) Å<DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000) Æ<DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000) Ç<DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000) È<DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000) É<DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000) Ê<DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000) Í<DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) Î<DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) Ï<DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) Ð<DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020) Ò<DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0) Ó<DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040) Ô<DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080) Ö<DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) ×<DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) Ø<DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400) Ù<DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) Ú<DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) Û<DBGMCU_CR_DBG_TIM4_STOP ((uint32_t)0x00002000) Ü<DBGMCU_CR_DBG_CAN1_STOP ((uint32_t)0x00004000) Ý<DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) Þ<DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000) ß<DBGMCU_CR_DBG_TIM8_STOP ((uint32_t)0x00020000) à<DBGMCU_CR_DBG_TIM5_STOP ((uint32_t)0x00040000) á<DBGMCU_CR_DBG_TIM6_STOP ((uint32_t)0x00080000) â<DBGMCU_CR_DBG_TIM7_STOP ((uint32_t)0x00100000) ã<DBGMCU_CR_DBG_CAN2_STOP ((uint32_t)0x00200000) ä<DBGMCU_CR_DBG_TIM15_STOP ((uint32_t)0x00400000) å<DBGMCU_CR_DBG_TIM16_STOP ((uint32_t)0x00800000) æ<DBGMCU_CR_DBG_TIM17_STOP ((uint32_t)0x01000000) ç<DBGMCU_CR_DBG_TIM12_STOP ((uint32_t)0x02000000) è<DBGMCU_CR_DBG_TIM13_STOP ((uint32_t)0x04000000) é<DBGMCU_CR_DBG_TIM14_STOP ((uint32_t)0x08000000) ê<DBGMCU_CR_DBG_TIM9_STOP ((uint32_t)0x10000000) ë<DBGMCU_CR_DBG_TIM10_STOP ((uint32_t)0x20000000) ì<DBGMCU_CR_DBG_TIM11_STOP ((uint32_t)0x40000000) õ<FLASH_ACR_LATENCY ((uint8_t)0x03) ö<FLASH_ACR_LATENCY_0 ((uint8_t)0x00) ÷<FLASH_ACR_LATENCY_1 ((uint8_t)0x01) ø<FLASH_ACR_LATENCY_2 ((uint8_t)0x02) ú<FLASH_ACR_HLFCYA ((uint8_t)0x08) û<FLASH_ACR_PRFTBE ((uint8_t)0x10) ü<FLASH_ACR_PRFTBS ((uint8_t)0x20) ÿ<FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) =FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF)
=FLASH_SR_BSY ((uint8_t)0x01) =FLASH_SR_PGERR ((uint8_t)0x04) =FLASH_SR_WRPRTERR ((uint8_t)0x10) =FLASH_SR_EOP ((uint8_t)0x20) =FLASH_CR_PG ((uint16_t)0x0001) =FLASH_CR_PER ((uint16_t)0x0002) =FLASH_CR_MER ((uint16_t)0x0004) =FLASH_CR_OPTPG ((uint16_t)0x0010) =FLASH_CR_OPTER ((uint16_t)0x0020) =FLASH_CR_STRT ((uint16_t)0x0040) =FLASH_CR_LOCK ((uint16_t)0x0080) =FLASH_CR_OPTWRE ((uint16_t)0x0200) =FLASH_CR_ERRIE ((uint16_t)0x0400) =FLASH_CR_EOPIE ((uint16_t)0x1000) =FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) =FLASH_OBR_OPTERR ((uint16_t)0x0001) =FLASH_OBR_RDPRT ((uint16_t)0x0002) =FLASH_OBR_USER ((uint16_t)0x03FC) =FLASH_OBR_WDG_SW ((uint16_t)0x0004) =FLASH_OBR_nRST_STOP ((uint16_t)0x0008) =FLASH_OBR_nRST_STDBY ((uint16_t)0x0010) ¡=FLASH_OBR_BFB2 ((uint16_t)0x0020) ¤=FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) ©=FLASH_RDP_RDP ((uint32_t)0x000000FF) ª=FLASH_RDP_nRDP ((uint32_t)0x0000FF00) =FLASH_USER_USER ((uint32_t)0x00FF0000) ®=FLASH_USER_nUSER ((uint32_t)0xFF000000) ±=FLASH_Data0_Data0 ((uint32_t)0x000000FF) ²=FLASH_Data0_nData0 ((uint32_t)0x0000FF00) µ=FLASH_Data1_Data1 ((uint32_t)0x00FF0000) ¶=FLASH_Data1_nData1 ((uint32_t)0xFF000000) ¹=FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) º=FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) ½=FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000) ¾=FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000) Á=FLASH_WRP2_WRP2 ((uint32_t)0x000000FF) Â=FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00) Å=FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000) Æ=FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000) ï@ö@SET_BIT(REG,BIT) ((REG) |= (BIT)) ø@CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) ú@READ_BIT(REG,BIT) ((REG) & (BIT)) ü@CLEAR_REG(REG) ((REG) = (0x0)) þ@WRITE_REG(REG,VAL) ((REG) = (VAL)) AREAD_REG(REG) ((REG)) AMODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) # " ! L
|
..\STM32F10x_FWLib\inc\stm32f10x_adc.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER *¶ ADC_Mode 0 # ADC_ScanConvMode ¿ # ADC_ContinuousConvMode ¿ # ADC_ExternalTrigConv 0 # ADC_DataAlign 0 # ADC_NbrOfChannel # PADC_InitTypeDef J ` V ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_adc.h stm32f10x.h __STM32F10x_ADC_H SIS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) || ((PERIPH) == ADC2) || ((PERIPH) == ADC3)) WIS_ADC_DMA_PERIPH(PERIPH) (((PERIPH) == ADC1) || ((PERIPH) == ADC3)) ^ADC_Mode_Independent ((uint32_t)0x00000000) _ADC_Mode_RegInjecSimult ((uint32_t)0x00010000) `ADC_Mode_RegSimult_AlterTrig ((uint32_t)0x00020000) aADC_Mode_InjecSimult_FastInterl ((uint32_t)0x00030000) bADC_Mode_InjecSimult_SlowInterl ((uint32_t)0x00040000) cADC_Mode_InjecSimult ((uint32_t)0x00050000) dADC_Mode_RegSimult ((uint32_t)0x00060000) eADC_Mode_FastInterl ((uint32_t)0x00070000) fADC_Mode_SlowInterl ((uint32_t)0x00080000) gADC_Mode_AlterTrig ((uint32_t)0x00090000) iIS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || ((MODE) == ADC_Mode_RegInjecSimult) || ((MODE) == ADC_Mode_RegSimult_AlterTrig) || ((MODE) == ADC_Mode_InjecSimult_FastInterl) || ((MODE) == ADC_Mode_InjecSimult_SlowInterl) || ((MODE) == ADC_Mode_InjecSimult) || ((MODE) == ADC_Mode_RegSimult) || ((MODE) == ADC_Mode_FastInterl) || ((MODE) == ADC_Mode_SlowInterl) || ((MODE) == ADC_Mode_AlterTrig)) {ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000) |ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x00020000) }ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x00060000) ~ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x00080000) ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x000A0000) ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO ((uint32_t)0x000C0000) ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x00040000) ADC_ExternalTrigConv_None ((uint32_t)0x000E0000)
ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x00000000) ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x00020000) ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x00060000) ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x00080000) ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x000A0000) ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x000C0000) IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_None) || ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3)) ¢ADC_DataAlign_Right ((uint32_t)0x00000000) £ADC_DataAlign_Left ((uint32_t)0x00000800) ¤IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || ((ALIGN) == ADC_DataAlign_Left)) ®ADC_Channel_0 ((uint8_t)0x00) ¯ADC_Channel_1 ((uint8_t)0x01) °ADC_Channel_2 ((uint8_t)0x02) ±ADC_Channel_3 ((uint8_t)0x03) ²ADC_Channel_4 ((uint8_t)0x04) ³ADC_Channel_5 ((uint8_t)0x05) ´ADC_Channel_6 ((uint8_t)0x06) µADC_Channel_7 ((uint8_t)0x07) ¶ADC_Channel_8 ((uint8_t)0x08) ·ADC_Channel_9 ((uint8_t)0x09) ¸ADC_Channel_10 ((uint8_t)0x0A) ¹ADC_Channel_11 ((uint8_t)0x0B) ºADC_Channel_12 ((uint8_t)0x0C) »ADC_Channel_13 ((uint8_t)0x0D) ¼ADC_Channel_14 ((uint8_t)0x0E) ½ADC_Channel_15 ((uint8_t)0x0F) ¾ADC_Channel_16 ((uint8_t)0x10) ¿ADC_Channel_17 ((uint8_t)0x11) ÁADC_Channel_TempSensor ((uint8_t)ADC_Channel_16) ÂADC_Channel_Vrefint ((uint8_t)ADC_Channel_17) ÄIS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) || ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) || ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) || ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) || ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) || ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) || ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) || ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) || ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17)) ÕADC_SampleTime_1Cycles5 ((uint8_t)0x00) ÖADC_SampleTime_7Cycles5 ((uint8_t)0x01) ×ADC_SampleTime_13Cycles5 ((uint8_t)0x02) ØADC_SampleTime_28Cycles5 ((uint8_t)0x03) ÙADC_SampleTime_41Cycles5 ((uint8_t)0x04) ÚADC_SampleTime_55Cycles5 ((uint8_t)0x05) ÛADC_SampleTime_71Cycles5 ((uint8_t)0x06) ÜADC_SampleTime_239Cycles5 ((uint8_t)0x07) ÝIS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1Cycles5) || ((TIME) == ADC_SampleTime_7Cycles5) || ((TIME) == ADC_SampleTime_13Cycles5) || ((TIME) == ADC_SampleTime_28Cycles5) || ((TIME) == ADC_SampleTime_41Cycles5) || ((TIME) == ADC_SampleTime_55Cycles5) || ((TIME) == ADC_SampleTime_71Cycles5) || ((TIME) == ADC_SampleTime_239Cycles5)) íADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00002000) îADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00003000) ïADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00004000) ðADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00005000) ñADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4 ((uint32_t)0x00006000) óADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00000000) ôADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00001000) õADC_ExternalTrigInjecConv_None ((uint32_t)0x00007000) ÷ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00002000) øADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x00003000) ùADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x00004000) úADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x00005000) ûADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x00006000) ýIS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_None) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4)) ADC_InjectedChannel_1 ((uint8_t)0x14) ADC_InjectedChannel_2 ((uint8_t)0x18) ADC_InjectedChannel_3 ((uint8_t)0x1C) ADC_InjectedChannel_4 ((uint8_t)0x20) IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || ((CHANNEL) == ADC_InjectedChannel_2) || ((CHANNEL) == ADC_InjectedChannel_3) || ((CHANNEL) == ADC_InjectedChannel_4)) ¢ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200) £ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200) ¤ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200) ¥ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000) ¦ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000) §ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t)0x00C00000) ¨ADC_AnalogWatchdog_None ((uint32_t)0x00000000) ªIS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_None)) ¹ADC_IT_EOC ((uint16_t)0x0220) ºADC_IT_AWD ((uint16_t)0x0140) »ADC_IT_JEOC ((uint16_t)0x0480) ½IS_ADC_IT(IT) ((((IT) & (uint16_t)0xF81F) == 0x00) && ((IT) != 0x00)) ¿IS_ADC_GET_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || ((IT) == ADC_IT_JEOC)) ÉADC_FLAG_AWD ((uint8_t)0x01) ÊADC_FLAG_EOC ((uint8_t)0x02) ËADC_FLAG_JEOC ((uint8_t)0x04) ÌADC_FLAG_JSTRT ((uint8_t)0x08) ÍADC_FLAG_STRT ((uint8_t)0x10) ÎIS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xE0) == 0x00) && ((FLAG) != 0x00)) ÏIS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) || ((FLAG) == ADC_FLAG_STRT)) ÚIS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF) äIS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF) îIS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4)) øIS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4)) IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10)) IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10)) IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8)) ' & % (
|
..\STM32F10x_FWLib\inc\stm32f10x_dac.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER * DAC_Trigger 0 # DAC_WaveGeneration 0 # DAC_LFSRUnmask_TriangleAmplitude 0 # DAC_OutputBuffer 0 # PDAC_InitTypeDef A ` V ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_dac.h stm32f10x.h __STM32F10x_DAC_H ODAC_Trigger_None ((uint32_t)0x00000000) QDAC_Trigger_T6_TRGO ((uint32_t)0x00000004) RDAC_Trigger_T8_TRGO ((uint32_t)0x0000000C) TDAC_Trigger_T3_TRGO ((uint32_t)0x0000000C) VDAC_Trigger_T7_TRGO ((uint32_t)0x00000014) WDAC_Trigger_T5_TRGO ((uint32_t)0x0000001C) XDAC_Trigger_T15_TRGO ((uint32_t)0x0000001C) ZDAC_Trigger_T2_TRGO ((uint32_t)0x00000024) [DAC_Trigger_T4_TRGO ((uint32_t)0x0000002C) \DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) ]DAC_Trigger_Software ((uint32_t)0x0000003C) _IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || ((TRIGGER) == DAC_Trigger_T6_TRGO) || ((TRIGGER) == DAC_Trigger_T8_TRGO) || ((TRIGGER) == DAC_Trigger_T7_TRGO) || ((TRIGGER) == DAC_Trigger_T5_TRGO) || ((TRIGGER) == DAC_Trigger_T2_TRGO) || ((TRIGGER) == DAC_Trigger_T4_TRGO) || ((TRIGGER) == DAC_Trigger_Ext_IT9) || ((TRIGGER) == DAC_Trigger_Software)) qDAC_WaveGeneration_None ((uint32_t)0x00000000) rDAC_WaveGeneration_Noise ((uint32_t)0x00000040) sDAC_WaveGeneration_Triangle ((uint32_t)0x00000080) tIS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || ((WAVE) == DAC_WaveGeneration_Noise) || ((WAVE) == DAC_WaveGeneration_Triangle)) DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500)
DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || ((VALUE) == DAC_LFSRUnmask_Bits1_0) || ((VALUE) == DAC_LFSRUnmask_Bits2_0) || ((VALUE) == DAC_LFSRUnmask_Bits3_0) || ((VALUE) == DAC_LFSRUnmask_Bits4_0) || ((VALUE) == DAC_LFSRUnmask_Bits5_0) || ((VALUE) == DAC_LFSRUnmask_Bits6_0) || ((VALUE) == DAC_LFSRUnmask_Bits7_0) || ((VALUE) == DAC_LFSRUnmask_Bits8_0) || ((VALUE) == DAC_LFSRUnmask_Bits9_0) || ((VALUE) == DAC_LFSRUnmask_Bits10_0) || ((VALUE) == DAC_LFSRUnmask_Bits11_0) || ((VALUE) == DAC_TriangleAmplitude_1) || ((VALUE) == DAC_TriangleAmplitude_3) || ((VALUE) == DAC_TriangleAmplitude_7) || ((VALUE) == DAC_TriangleAmplitude_15) || ((VALUE) == DAC_TriangleAmplitude_31) || ((VALUE) == DAC_TriangleAmplitude_63) || ((VALUE) == DAC_TriangleAmplitude_127) || ((VALUE) == DAC_TriangleAmplitude_255) || ((VALUE) == DAC_TriangleAmplitude_511) || ((VALUE) == DAC_TriangleAmplitude_1023) || ((VALUE) == DAC_TriangleAmplitude_2047) || ((VALUE) == DAC_TriangleAmplitude_4095)) ¸DAC_OutputBuffer_Enable ((uint32_t)0x00000000) ¹DAC_OutputBuffer_Disable ((uint32_t)0x00000002) ºIS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || ((STATE) == DAC_OutputBuffer_Disable)) ÄDAC_Channel_1 ((uint32_t)0x00000000) ÅDAC_Channel_2 ((uint32_t)0x00000010) ÆIS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || ((CHANNEL) == DAC_Channel_2)) ÐDAC_Align_12b_R ((uint32_t)0x00000000) ÑDAC_Align_12b_L ((uint32_t)0x00000004) ÒDAC_Align_8b_R ((uint32_t)0x00000008) ÓIS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || ((ALIGN) == DAC_Align_12b_L) || ((ALIGN) == DAC_Align_8b_R)) ÞDAC_Wave_Noise ((uint32_t)0x00000040) ßDAC_Wave_Triangle ((uint32_t)0x00000080) àIS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || ((WAVE) == DAC_Wave_Triangle)) êIS_DAC_DATA(DATA) ((DATA) <= 0xFFF0) + * ) ð
|
..\STM32F10x_FWLib\inc\stm32f10x_fsmc.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER *æ FSMC_AddressSetupTime 0 # FSMC_AddressHoldTime 0 # FSMC_DataSetupTime 0 # FSMC_BusTurnAroundDuration 0 # FSMC_CLKDivision 0 # FSMC_DataLatency 0 # FSMC_AccessMode 0 # PFSMC_NORSRAMTimingInitTypeDef V*µ< FSMC_Bank 0 # FSMC_DataAddressMux 0 # FSMC_MemoryType 0 # FSMC_MemoryDataWidth 0 # FSMC_BurstAccessMode 0 # FSMC_AsynchronousWait 0 # FSMC_WaitSignalPolarity 0 # FSMC_WrapMode 0 # FSMC_WaitSignalActive 0 # FSMC_WriteOperation 0 #$ FSMC_WaitSignal 0 #( FSMC_ExtendedMode 0 #, FSMC_WriteBurst 0 #0 FSMC_ReadWriteTimingStruct 5#4 FSMC_WriteTimingStruct 5#8 "fPFSMC_NORSRAMInitTypeDef *É FSMC_SetupTime 0 # FSMC_WaitSetupTime 0 # FSMC_HoldSetupTime 0 # FSMC_HiZSetupTime 0 # PFSMC_NAND_PCCARDTimingInitTypeDef Y±*ñ $ FSMC_Bank 0 # FSMC_Waitfeature 0 # FSMC_MemoryDataWidth 0 # FSMC_ECC 0 # FSMC_ECCPageSize 0 # FSMC_TCLRSetupTime 0 # FSMC_TARSetupTime 0 # FSMC_CommonSpaceTimingStruct ñ# FSMC_AttributeSpaceTimingStruct ñ# "ÉPFSMC_NANDInitTypeDef óÓ*Ó FSMC_Waitfeature 0 # FSMC_TCLRSetupTime 0 # FSMC_TARSetupTime 0 # FSMC_CommonSpaceTimingStruct ñ# FSMC_AttributeSpaceTimingStruct ñ# FSMC_IOSpaceTimingStruct ñ# PFSMC_PCCARDInitTypeDef ì ` W ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_fsmc.h stm32f10x.h __STM32F10x_FSMC_H ùFSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000) úFSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002) ûFSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004) üFSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006) FSMC_Bank2_NAND ((uint32_t)0x00000010)
FSMC_Bank3_NAND ((uint32_t)0x00000100) FSMC_Bank4_PCCARD ((uint32_t)0x00001000) IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || ((BANK) == FSMC_Bank1_NORSRAM2) || ((BANK) == FSMC_Bank1_NORSRAM3) || ((BANK) == FSMC_Bank1_NORSRAM4)) IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND)) IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD)) IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD)) ªFSMC_DataAddressMux_Disable ((uint32_t)0x00000000) «FSMC_DataAddressMux_Enable ((uint32_t)0x00000002) ¬IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || ((MUX) == FSMC_DataAddressMux_Enable)) ·FSMC_MemoryType_SRAM ((uint32_t)0x00000000) ¸FSMC_MemoryType_PSRAM ((uint32_t)0x00000004) ¹FSMC_MemoryType_NOR ((uint32_t)0x00000008) ºIS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || ((MEMORY) == FSMC_MemoryType_PSRAM)|| ((MEMORY) == FSMC_MemoryType_NOR)) ÆFSMC_MemoryDataWidth_8b ((uint32_t)0x00000000) ÇFSMC_MemoryDataWidth_16b ((uint32_t)0x00000010) ÈIS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || ((WIDTH) == FSMC_MemoryDataWidth_16b)) ÓFSMC_BurstAccessMode_Disable ((uint32_t)0x00000000) ÔFSMC_BurstAccessMode_Enable ((uint32_t)0x00000100) ÕIS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || ((STATE) == FSMC_BurstAccessMode_Enable)) ÞFSMC_AsynchronousWait_Disable ((uint32_t)0x00000000) ßFSMC_AsynchronousWait_Enable ((uint32_t)0x00008000) àIS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || ((STATE) == FSMC_AsynchronousWait_Enable)) ëFSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000) ìFSMC_WaitSignalPolarity_High ((uint32_t)0x00000200) íIS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || ((POLARITY) == FSMC_WaitSignalPolarity_High)) øFSMC_WrapMode_Disable ((uint32_t)0x00000000) ùFSMC_WrapMode_Enable ((uint32_t)0x00000400) úIS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || ((MODE) == FSMC_WrapMode_Enable))
FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000) FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800) IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState)) FSMC_WriteOperation_Disable ((uint32_t)0x00000000) FSMC_WriteOperation_Enable ((uint32_t)0x00001000) IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || ((OPERATION) == FSMC_WriteOperation_Enable)) FSMC_WaitSignal_Disable ((uint32_t)0x00000000) FSMC_WaitSignal_Enable ((uint32_t)0x00002000) ¡IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || ((SIGNAL) == FSMC_WaitSignal_Enable)) «FSMC_ExtendedMode_Disable ((uint32_t)0x00000000) ¬FSMC_ExtendedMode_Enable ((uint32_t)0x00004000) ®IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || ((MODE) == FSMC_ExtendedMode_Enable)) ¹FSMC_WriteBurst_Disable ((uint32_t)0x00000000) ºFSMC_WriteBurst_Enable ((uint32_t)0x00080000) »IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || ((BURST) == FSMC_WriteBurst_Enable)) ÅIS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF) ÏIS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF) ÙIS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF)) ãIS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF) íIS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF) ÷IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF) FSMC_AccessMode_A ((uint32_t)0x00000000) FSMC_AccessMode_B ((uint32_t)0x10000000) FSMC_AccessMode_C ((uint32_t)0x20000000) FSMC_AccessMode_D ((uint32_t)0x30000000)
IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || ((MODE) == FSMC_AccessMode_B) || ((MODE) == FSMC_AccessMode_C) || ((MODE) == FSMC_AccessMode_D)) FSMC_Waitfeature_Disable ((uint32_t)0x00000000) FSMC_Waitfeature_Enable ((uint32_t)0x00000002) IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || ((FEATURE) == FSMC_Waitfeature_Enable)) ¨FSMC_ECC_Disable ((uint32_t)0x00000000) ©FSMC_ECC_Enable ((uint32_t)0x00000040) ªIS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || ((STATE) == FSMC_ECC_Enable)) µFSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000) ¶FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000) ·FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000) ¸FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000) ¹FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000) ºFSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000) »IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || ((SIZE) == FSMC_ECCPageSize_512Bytes) || ((SIZE) == FSMC_ECCPageSize_1024Bytes) || ((SIZE) == FSMC_ECCPageSize_2048Bytes) || ((SIZE) == FSMC_ECCPageSize_4096Bytes) || ((SIZE) == FSMC_ECCPageSize_8192Bytes)) ÊIS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF) ÔIS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF) ÞIS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF) èIS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF) òIS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF) üIS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF) FSMC_IT_RisingEdge ((uint32_t)0x00000008) FSMC_IT_Level ((uint32_t)0x00000010) FSMC_IT_FallingEdge ((uint32_t)0x00000020) IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000)) IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || ((IT) == FSMC_IT_Level) || ((IT) == FSMC_IT_FallingEdge)) FSMC_FLAG_RisingEdge ((uint32_t)0x00000001) FSMC_FLAG_Level ((uint32_t)0x00000002) FSMC_FLAG_FallingEdge ((uint32_t)0x00000004) FSMC_FLAG_FEMPT ((uint32_t)0x00000040) IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || ((FLAG) == FSMC_FLAG_Level) || ((FLAG) == FSMC_FLAG_FallingEdge) || ((FLAG) == FSMC_FLAG_FEMPT)) IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000)) / . - (
|
..\STM32F10x_FWLib\inc\stm32f10x_gpio.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER ×GPIO_Speed_10MHz GPIO_Speed_2MHz GPIO_Speed_50MHz PGPIOSpeed_TypeDef ?GPIO_Mode_AIN GPIO_Mode_IN_FLOATING GPIO_Mode_IPD (GPIO_Mode_IPU HGPIO_Mode_Out_OD GPIO_Mode_Out_PP GPIO_Mode_AF_OD GPIO_Mode_AF_PP PGPIOMode_TypeDef ð P*á GPIO_Pin # GPIO_Speed × # GPIO_Mode # PGPIO_InitTypeDef §eBit_RESET Bit_SET PBitAction ùo ` W ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_gpio.h stm32f10x.h __STM32F10x_GPIO_H .IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || ((PERIPH) == GPIOB) || ((PERIPH) == GPIOC) || ((PERIPH) == GPIOD) || ((PERIPH) == GPIOE) || ((PERIPH) == GPIOF) || ((PERIPH) == GPIOG)) @IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) || ((SPEED) == GPIO_Speed_50MHz)) RIS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) || ((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) || ((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) || ((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP)) qIS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET)) GPIO_Pin_0 ((uint16_t)0x0001) GPIO_Pin_1 ((uint16_t)0x0002) GPIO_Pin_2 ((uint16_t)0x0004) GPIO_Pin_3 ((uint16_t)0x0008) GPIO_Pin_4 ((uint16_t)0x0010) GPIO_Pin_5 ((uint16_t)0x0020)
GPIO_Pin_6 ((uint16_t)0x0040) GPIO_Pin_7 ((uint16_t)0x0080) GPIO_Pin_8 ((uint16_t)0x0100) GPIO_Pin_9 ((uint16_t)0x0200) GPIO_Pin_10 ((uint16_t)0x0400) GPIO_Pin_11 ((uint16_t)0x0800) GPIO_Pin_12 ((uint16_t)0x1000) GPIO_Pin_13 ((uint16_t)0x2000) GPIO_Pin_14 ((uint16_t)0x4000) GPIO_Pin_15 ((uint16_t)0x8000) GPIO_Pin_All ((uint16_t)0xFFFF) IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00)) IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || ((PIN) == GPIO_Pin_1) || ((PIN) == GPIO_Pin_2) || ((PIN) == GPIO_Pin_3) || ((PIN) == GPIO_Pin_4) || ((PIN) == GPIO_Pin_5) || ((PIN) == GPIO_Pin_6) || ((PIN) == GPIO_Pin_7) || ((PIN) == GPIO_Pin_8) || ((PIN) == GPIO_Pin_9) || ((PIN) == GPIO_Pin_10) || ((PIN) == GPIO_Pin_11) || ((PIN) == GPIO_Pin_12) || ((PIN) == GPIO_Pin_13) || ((PIN) == GPIO_Pin_14) || ((PIN) == GPIO_Pin_15)) ¬GPIO_Remap_SPI1 ((uint32_t)0x00000001) GPIO_Remap_I2C1 ((uint32_t)0x00000002) ®GPIO_Remap_USART1 ((uint32_t)0x00000004) ¯GPIO_Remap_USART2 ((uint32_t)0x00000008) °GPIO_PartialRemap_USART3 ((uint32_t)0x00140010) ±GPIO_FullRemap_USART3 ((uint32_t)0x00140030) ²GPIO_PartialRemap_TIM1 ((uint32_t)0x00160040) ³GPIO_FullRemap_TIM1 ((uint32_t)0x001600C0) ´GPIO_PartialRemap1_TIM2 ((uint32_t)0x00180100) µGPIO_PartialRemap2_TIM2 ((uint32_t)0x00180200) ¶GPIO_FullRemap_TIM2 ((uint32_t)0x00180300) ·GPIO_PartialRemap_TIM3 ((uint32_t)0x001A0800) ¸GPIO_FullRemap_TIM3 ((uint32_t)0x001A0C00) ¹GPIO_Remap_TIM4 ((uint32_t)0x00001000) ºGPIO_Remap1_CAN1 ((uint32_t)0x001D4000) »GPIO_Remap2_CAN1 ((uint32_t)0x001D6000) ¼GPIO_Remap_PD01 ((uint32_t)0x00008000) ½GPIO_Remap_TIM5CH4_LSI ((uint32_t)0x00200001) ¾GPIO_Remap_ADC1_ETRGINJ ((uint32_t)0x00200002) ¿GPIO_Remap_ADC1_ETRGREG ((uint32_t)0x00200004) ÀGPIO_Remap_ADC2_ETRGINJ ((uint32_t)0x00200008) ÁGPIO_Remap_ADC2_ETRGREG ((uint32_t)0x00200010) ÂGPIO_Remap_ETH ((uint32_t)0x00200020) ÃGPIO_Remap_CAN2 ((uint32_t)0x00200040) ÄGPIO_Remap_SWJ_NoJTRST ((uint32_t)0x00300100) ÅGPIO_Remap_SWJ_JTAGDisable ((uint32_t)0x00300200) ÆGPIO_Remap_SWJ_Disable ((uint32_t)0x00300400) ÇGPIO_Remap_SPI3 ((uint32_t)0x00201100) ÈGPIO_Remap_TIM2ITR1_PTP_SOF ((uint32_t)0x00202000) ËGPIO_Remap_PTP_PPS ((uint32_t)0x00204000) ÍGPIO_Remap_TIM15 ((uint32_t)0x80000001) ÎGPIO_Remap_TIM16 ((uint32_t)0x80000002) ÏGPIO_Remap_TIM17 ((uint32_t)0x80000004) ÐGPIO_Remap_CEC ((uint32_t)0x80000008) ÑGPIO_Remap_TIM1_DMA ((uint32_t)0x80000010) ÓGPIO_Remap_TIM9 ((uint32_t)0x80000020) ÔGPIO_Remap_TIM10 ((uint32_t)0x80000040) ÕGPIO_Remap_TIM11 ((uint32_t)0x80000080) ÖGPIO_Remap_TIM13 ((uint32_t)0x80000100) ×GPIO_Remap_TIM14 ((uint32_t)0x80000200) ØGPIO_Remap_FSMC_NADV ((uint32_t)0x80000400) ÚGPIO_Remap_TIM67_DAC_DMA ((uint32_t)0x80000800) ÛGPIO_Remap_TIM12 ((uint32_t)0x80001000) ÜGPIO_Remap_MISC ((uint32_t)0x80002000) ßIS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) || ((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) || ((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) || ((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) || ((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) || ((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) || ((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) || ((REMAP) == GPIO_Remap1_CAN1) || ((REMAP) == GPIO_Remap2_CAN1) || ((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) || ((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) || ((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) || ((REMAP) == GPIO_Remap_ETH) ||((REMAP) == GPIO_Remap_CAN2) || ((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable) || ((REMAP) == GPIO_Remap_SWJ_Disable)|| ((REMAP) == GPIO_Remap_SPI3) || ((REMAP) == GPIO_Remap_TIM2ITR1_PTP_SOF) || ((REMAP) == GPIO_Remap_PTP_PPS) || ((REMAP) == GPIO_Remap_TIM15) || ((REMAP) == GPIO_Remap_TIM16) || ((REMAP) == GPIO_Remap_TIM17) || ((REMAP) == GPIO_Remap_CEC) || ((REMAP) == GPIO_Remap_TIM1_DMA) || ((REMAP) == GPIO_Remap_TIM9) || ((REMAP) == GPIO_Remap_TIM10) || ((REMAP) == GPIO_Remap_TIM11) || ((REMAP) == GPIO_Remap_TIM13) || ((REMAP) == GPIO_Remap_TIM14) || ((REMAP) == GPIO_Remap_FSMC_NADV) || ((REMAP) == GPIO_Remap_TIM67_DAC_DMA) || ((REMAP) == GPIO_Remap_TIM12) || ((REMAP) == GPIO_Remap_MISC)) þGPIO_PortSourceGPIOA ((uint8_t)0x00) ÿGPIO_PortSourceGPIOB ((uint8_t)0x01) GPIO_PortSourceGPIOC ((uint8_t)0x02) GPIO_PortSourceGPIOD ((uint8_t)0x03) GPIO_PortSourceGPIOE ((uint8_t)0x04) GPIO_PortSourceGPIOF ((uint8_t)0x05) GPIO_PortSourceGPIOG ((uint8_t)0x06)
IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || ((PORTSOURCE) == GPIO_PortSourceGPIOB) || ((PORTSOURCE) == GPIO_PortSourceGPIOC) || ((PORTSOURCE) == GPIO_PortSourceGPIOD) || ((PORTSOURCE) == GPIO_PortSourceGPIOE)) IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || ((PORTSOURCE) == GPIO_PortSourceGPIOB) || ((PORTSOURCE) == GPIO_PortSourceGPIOC) || ((PORTSOURCE) == GPIO_PortSourceGPIOD) || ((PORTSOURCE) == GPIO_PortSourceGPIOE) || ((PORTSOURCE) == GPIO_PortSourceGPIOF) || ((PORTSOURCE) == GPIO_PortSourceGPIOG)) GPIO_PinSource0 ((uint8_t)0x00) GPIO_PinSource1 ((uint8_t)0x01) GPIO_PinSource2 ((uint8_t)0x02) GPIO_PinSource3 ((uint8_t)0x03) GPIO_PinSource4 ((uint8_t)0x04) GPIO_PinSource5 ((uint8_t)0x05) ¡GPIO_PinSource6 ((uint8_t)0x06) ¢GPIO_PinSource7 ((uint8_t)0x07) £GPIO_PinSource8 ((uint8_t)0x08) ¤GPIO_PinSource9 ((uint8_t)0x09) ¥GPIO_PinSource10 ((uint8_t)0x0A) ¦GPIO_PinSource11 ((uint8_t)0x0B) §GPIO_PinSource12 ((uint8_t)0x0C) ¨GPIO_PinSource13 ((uint8_t)0x0D) ©GPIO_PinSource14 ((uint8_t)0x0E) ªGPIO_PinSource15 ((uint8_t)0x0F) ¬IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || ((PINSOURCE) == GPIO_PinSource1) || ((PINSOURCE) == GPIO_PinSource2) || ((PINSOURCE) == GPIO_PinSource3) || ((PINSOURCE) == GPIO_PinSource4) || ((PINSOURCE) == GPIO_PinSource5) || ((PINSOURCE) == GPIO_PinSource6) || ((PINSOURCE) == GPIO_PinSource7) || ((PINSOURCE) == GPIO_PinSource8) || ((PINSOURCE) == GPIO_PinSource9) || ((PINSOURCE) == GPIO_PinSource10) || ((PINSOURCE) == GPIO_PinSource11) || ((PINSOURCE) == GPIO_PinSource12) || ((PINSOURCE) == GPIO_PinSource13) || ((PINSOURCE) == GPIO_PinSource14) || ((PINSOURCE) == GPIO_PinSource15)) ÄGPIO_ETH_MediaInterface_MII ((u32)0x00000000) ÅGPIO_ETH_MediaInterface_RMII ((u32)0x00000001) ÇIS_GPIO_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == GPIO_ETH_MediaInterface_MII) || ((INTERFACE) == GPIO_ETH_MediaInterface_RMII)) 3 2 1 0
|
..\STM32F10x_FWLib\inc\stm32f10x_rcc.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER * SYSCLK_Frequency 0 # HCLK_Frequency 0 # PCLK1_Frequency 0 # PCLK2_Frequency 0 # ADCCLK_Frequency 0 # PRCC_ClocksTypeDef 5 ` V ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_rcc.h stm32f10x.h __STM32F10x_RCC_H CRCC_HSE_OFF ((uint32_t)0x00000000) DRCC_HSE_ON ((uint32_t)0x00010000) ERCC_HSE_Bypass ((uint32_t)0x00040000) FIS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_Bypass)) QRCC_PLLSource_HSI_Div2 ((uint32_t)0x00000000) TRCC_PLLSource_HSE_Div1 ((uint32_t)0x00010000) URCC_PLLSource_HSE_Div2 ((uint32_t)0x00030000) VIS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || ((SOURCE) == RCC_PLLSource_HSE_Div1) || ((SOURCE) == RCC_PLLSource_HSE_Div2)) gRCC_PLLMul_2 ((uint32_t)0x00000000) hRCC_PLLMul_3 ((uint32_t)0x00040000) iRCC_PLLMul_4 ((uint32_t)0x00080000) jRCC_PLLMul_5 ((uint32_t)0x000C0000) kRCC_PLLMul_6 ((uint32_t)0x00100000) lRCC_PLLMul_7 ((uint32_t)0x00140000) mRCC_PLLMul_8 ((uint32_t)0x00180000) nRCC_PLLMul_9 ((uint32_t)0x001C0000) oRCC_PLLMul_10 ((uint32_t)0x00200000) pRCC_PLLMul_11 ((uint32_t)0x00240000) qRCC_PLLMul_12 ((uint32_t)0x00280000) rRCC_PLLMul_13 ((uint32_t)0x002C0000) sRCC_PLLMul_14 ((uint32_t)0x00300000) tRCC_PLLMul_15 ((uint32_t)0x00340000) uRCC_PLLMul_16 ((uint32_t)0x00380000) vIS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || ((MUL) == RCC_PLLMul_16)) ¡RCC_SYSCLKSource_HSI ((uint32_t)0x00000000) ¢RCC_SYSCLKSource_HSE ((uint32_t)0x00000001) £RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002) ¤IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || ((SOURCE) == RCC_SYSCLKSource_HSE) || ((SOURCE) == RCC_SYSCLKSource_PLLCLK)) ¯RCC_SYSCLK_Div1 ((uint32_t)0x00000000) °RCC_SYSCLK_Div2 ((uint32_t)0x00000080) ±RCC_SYSCLK_Div4 ((uint32_t)0x00000090) ²RCC_SYSCLK_Div8 ((uint32_t)0x000000A0) ³RCC_SYSCLK_Div16 ((uint32_t)0x000000B0) ´RCC_SYSCLK_Div64 ((uint32_t)0x000000C0) µRCC_SYSCLK_Div128 ((uint32_t)0x000000D0) ¶RCC_SYSCLK_Div256 ((uint32_t)0x000000E0) ·RCC_SYSCLK_Div512 ((uint32_t)0x000000F0) ¸IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || ((HCLK) == RCC_SYSCLK_Div512)) ÅRCC_HCLK_Div1 ((uint32_t)0x00000000) ÆRCC_HCLK_Div2 ((uint32_t)0x00000400) ÇRCC_HCLK_Div4 ((uint32_t)0x00000500) ÈRCC_HCLK_Div8 ((uint32_t)0x00000600) ÉRCC_HCLK_Div16 ((uint32_t)0x00000700) ÊIS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || ((PCLK) == RCC_HCLK_Div16)) ÕRCC_IT_LSIRDY ((uint8_t)0x01) ÖRCC_IT_LSERDY ((uint8_t)0x02) ×RCC_IT_HSIRDY ((uint8_t)0x04) ØRCC_IT_HSERDY ((uint8_t)0x08) ÙRCC_IT_PLLRDY ((uint8_t)0x10) ÚRCC_IT_CSS ((uint8_t)0x80) ÝIS_RCC_IT(IT) ((((IT) & (uint8_t)0xE0) == 0x00) && ((IT) != 0x00)) ÞIS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS)) áIS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x60) == 0x00) && ((IT) != 0x00)) ÷RCC_USBCLKSource_PLLCLK_1Div5 ((uint8_t)0x00) øRCC_USBCLKSource_PLLCLK_Div1 ((uint8_t)0x01) úIS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1)) RCC_PCLK2_Div2 ((uint32_t)0x00000000) ®RCC_PCLK2_Div4 ((uint32_t)0x00004000) ¯RCC_PCLK2_Div6 ((uint32_t)0x00008000) °RCC_PCLK2_Div8 ((uint32_t)0x0000C000) ±IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8)) »RCC_LSE_OFF ((uint8_t)0x00) ¼RCC_LSE_ON ((uint8_t)0x01) ½RCC_LSE_Bypass ((uint8_t)0x04) ¾IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_Bypass)) ÈRCC_RTCCLKSource_LSE ((uint32_t)0x00000100) ÉRCC_RTCCLKSource_LSI ((uint32_t)0x00000200) ÊRCC_RTCCLKSource_HSE_Div128 ((uint32_t)0x00000300) ËIS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || ((SOURCE) == RCC_RTCCLKSource_LSI) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div128)) ÖRCC_AHBPeriph_DMA1 ((uint32_t)0x00000001) ×RCC_AHBPeriph_DMA2 ((uint32_t)0x00000002) ØRCC_AHBPeriph_SRAM ((uint32_t)0x00000004) ÙRCC_AHBPeriph_FLITF ((uint32_t)0x00000010) ÚRCC_AHBPeriph_CRC ((uint32_t)0x00000040) ÝRCC_AHBPeriph_FSMC ((uint32_t)0x00000100) ÞRCC_AHBPeriph_SDIO ((uint32_t)0x00000400) ßIS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00)) ñRCC_APB2Periph_AFIO ((uint32_t)0x00000001) òRCC_APB2Periph_GPIOA ((uint32_t)0x00000004) óRCC_APB2Periph_GPIOB ((uint32_t)0x00000008) ôRCC_APB2Periph_GPIOC ((uint32_t)0x00000010) õRCC_APB2Periph_GPIOD ((uint32_t)0x00000020) öRCC_APB2Periph_GPIOE ((uint32_t)0x00000040) ÷RCC_APB2Periph_GPIOF ((uint32_t)0x00000080) øRCC_APB2Periph_GPIOG ((uint32_t)0x00000100) ùRCC_APB2Periph_ADC1 ((uint32_t)0x00000200) úRCC_APB2Periph_ADC2 ((uint32_t)0x00000400) ûRCC_APB2Periph_TIM1 ((uint32_t)0x00000800) üRCC_APB2Periph_SPI1 ((uint32_t)0x00001000) ýRCC_APB2Periph_TIM8 ((uint32_t)0x00002000) þRCC_APB2Periph_USART1 ((uint32_t)0x00004000) ÿRCC_APB2Periph_ADC3 ((uint32_t)0x00008000) RCC_APB2Periph_TIM15 ((uint32_t)0x00010000) RCC_APB2Periph_TIM16 ((uint32_t)0x00020000) RCC_APB2Periph_TIM17 ((uint32_t)0x00040000) RCC_APB2Periph_TIM9 ((uint32_t)0x00080000) RCC_APB2Periph_TIM10 ((uint32_t)0x00100000)
RCC_APB2Periph_TIM11 ((uint32_t)0x00200000) IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFC00002) == 0x00) && ((PERIPH) != 0x00)) RCC_APB1Periph_TIM2 ((uint32_t)0x00000001) RCC_APB1Periph_TIM3 ((uint32_t)0x00000002) RCC_APB1Periph_TIM4 ((uint32_t)0x00000004) RCC_APB1Periph_TIM5 ((uint32_t)0x00000008) RCC_APB1Periph_TIM6 ((uint32_t)0x00000010) RCC_APB1Periph_TIM7 ((uint32_t)0x00000020) RCC_APB1Periph_TIM12 ((uint32_t)0x00000040) RCC_APB1Periph_TIM13 ((uint32_t)0x00000080) RCC_APB1Periph_TIM14 ((uint32_t)0x00000100) RCC_APB1Periph_WWDG ((uint32_t)0x00000800) RCC_APB1Periph_SPI2 ((uint32_t)0x00004000) RCC_APB1Periph_SPI3 ((uint32_t)0x00008000) RCC_APB1Periph_USART2 ((uint32_t)0x00020000) RCC_APB1Periph_USART3 ((uint32_t)0x00040000) RCC_APB1Periph_UART4 ((uint32_t)0x00080000) RCC_APB1Periph_UART5 ((uint32_t)0x00100000) RCC_APB1Periph_I2C1 ((uint32_t)0x00200000) ¡RCC_APB1Periph_I2C2 ((uint32_t)0x00400000) ¢RCC_APB1Periph_USB ((uint32_t)0x00800000) £RCC_APB1Periph_CAN1 ((uint32_t)0x02000000) ¤RCC_APB1Periph_CAN2 ((uint32_t)0x04000000) ¥RCC_APB1Periph_BKP ((uint32_t)0x08000000) ¦RCC_APB1Periph_PWR ((uint32_t)0x10000000) §RCC_APB1Periph_DAC ((uint32_t)0x20000000) ¨RCC_APB1Periph_CEC ((uint32_t)0x40000000) ªIS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x81013600) == 0x00) && ((PERIPH) != 0x00)) ´RCC_MCO_NoClock ((uint8_t)0x00) µRCC_MCO_SYSCLK ((uint8_t)0x04) ¶RCC_MCO_HSI ((uint8_t)0x05) ·RCC_MCO_HSE ((uint8_t)0x06) ¸RCC_MCO_PLLCLK_Div2 ((uint8_t)0x07) »IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || ((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || ((MCO) == RCC_MCO_PLLCLK_Div2)) ÓRCC_FLAG_HSIRDY ((uint8_t)0x21) ÔRCC_FLAG_HSERDY ((uint8_t)0x31) ÕRCC_FLAG_PLLRDY ((uint8_t)0x39) ÖRCC_FLAG_LSERDY ((uint8_t)0x41) ×RCC_FLAG_LSIRDY ((uint8_t)0x61) ØRCC_FLAG_PINRST ((uint8_t)0x7A) ÙRCC_FLAG_PORRST ((uint8_t)0x7B) ÚRCC_FLAG_SFTRST ((uint8_t)0x7C) ÛRCC_FLAG_IWDGRST ((uint8_t)0x7D) ÜRCC_FLAG_WWDGRST ((uint8_t)0x7E) ÝRCC_FLAG_LPWRRST ((uint8_t)0x7F) àIS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| ((FLAG) == RCC_FLAG_LPWRRST)) òIS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F) 7 6 5
|
..\STM32F10x_FWLib\inc\stm32f10x_spi.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER *ß SPI_Direction # SPI_Mode # SPI_DataSize # SPI_CPOL # SPI_CPHA # SPI_NSS #
|
SPI_BaudRatePrescaler # SPI_FirstBit # SPI_CRCPolynomial # PSPI_InitTypeDef Q*ü I2S_Mode # I2S_Standard # I2S_DataFormat # I2S_MCLKOutput # I2S_AudioFreq 0 # I2S_CPOL # PI2S_InitTypeDef vk ` V ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_spi.h stm32f10x.h __STM32F10x_SPI_H uIS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || ((PERIPH) == SPI2) || ((PERIPH) == SPI3)) yIS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || ((PERIPH) == SPI3)) SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000) SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400) SPI_Direction_1Line_Rx ((uint16_t)0x8000) SPI_Direction_1Line_Tx ((uint16_t)0xC000) IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || ((MODE) == SPI_Direction_2Lines_RxOnly) || ((MODE) == SPI_Direction_1Line_Rx) || ((MODE) == SPI_Direction_1Line_Tx)) SPI_Mode_Master ((uint16_t)0x0104) SPI_Mode_Slave ((uint16_t)0x0000) IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || ((MODE) == SPI_Mode_Slave)) SPI_DataSize_16b ((uint16_t)0x0800) SPI_DataSize_8b ((uint16_t)0x0000) IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || ((DATASIZE) == SPI_DataSize_8b)) ¨SPI_CPOL_Low ((uint16_t)0x0000) ©SPI_CPOL_High ((uint16_t)0x0002) ªIS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || ((CPOL) == SPI_CPOL_High)) ´SPI_CPHA_1Edge ((uint16_t)0x0000) µSPI_CPHA_2Edge ((uint16_t)0x0001) ¶IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || ((CPHA) == SPI_CPHA_2Edge)) ÀSPI_NSS_Soft ((uint16_t)0x0200) ÁSPI_NSS_Hard ((uint16_t)0x0000) ÂIS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || ((NSS) == SPI_NSS_Hard)) ÌSPI_BaudRatePrescaler_2 ((uint16_t)0x0000) ÍSPI_BaudRatePrescaler_4 ((uint16_t)0x0008) ÎSPI_BaudRatePrescaler_8 ((uint16_t)0x0010) ÏSPI_BaudRatePrescaler_16 ((uint16_t)0x0018) ÐSPI_BaudRatePrescaler_32 ((uint16_t)0x0020) ÑSPI_BaudRatePrescaler_64 ((uint16_t)0x0028) ÒSPI_BaudRatePrescaler_128 ((uint16_t)0x0030) ÓSPI_BaudRatePrescaler_256 ((uint16_t)0x0038) ÔIS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || ((PRESCALER) == SPI_BaudRatePrescaler_4) || ((PRESCALER) == SPI_BaudRatePrescaler_8) || ((PRESCALER) == SPI_BaudRatePrescaler_16) || ((PRESCALER) == SPI_BaudRatePrescaler_32) || ((PRESCALER) == SPI_BaudRatePrescaler_64) || ((PRESCALER) == SPI_BaudRatePrescaler_128) || ((PRESCALER) == SPI_BaudRatePrescaler_256)) äSPI_FirstBit_MSB ((uint16_t)0x0000) åSPI_FirstBit_LSB ((uint16_t)0x0080) æIS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || ((BIT) == SPI_FirstBit_LSB)) ðI2S_Mode_SlaveTx ((uint16_t)0x0000) ñI2S_Mode_SlaveRx ((uint16_t)0x0100) òI2S_Mode_MasterTx ((uint16_t)0x0200) óI2S_Mode_MasterRx ((uint16_t)0x0300) ôIS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || ((MODE) == I2S_Mode_SlaveRx) || ((MODE) == I2S_Mode_MasterTx) || ((MODE) == I2S_Mode_MasterRx) ) I2S_Standard_Phillips ((uint16_t)0x0000) I2S_Standard_MSB ((uint16_t)0x0010) I2S_Standard_LSB ((uint16_t)0x0020) I2S_Standard_PCMShort ((uint16_t)0x0030) I2S_Standard_PCMLong ((uint16_t)0x00B0)
IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || ((STANDARD) == I2S_Standard_MSB) || ((STANDARD) == I2S_Standard_LSB) || ((STANDARD) == I2S_Standard_PCMShort) || ((STANDARD) == I2S_Standard_PCMLong)) I2S_DataFormat_16b ((uint16_t)0x0000) I2S_DataFormat_16bextended ((uint16_t)0x0001) I2S_DataFormat_24b ((uint16_t)0x0003) I2S_DataFormat_32b ((uint16_t)0x0005) IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || ((FORMAT) == I2S_DataFormat_16bextended) || ((FORMAT) == I2S_DataFormat_24b) || ((FORMAT) == I2S_DataFormat_32b)) ¢I2S_MCLKOutput_Enable ((uint16_t)0x0200) £I2S_MCLKOutput_Disable ((uint16_t)0x0000) ¤IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || ((OUTPUT) == I2S_MCLKOutput_Disable)) ®I2S_AudioFreq_192k ((uint32_t)192000) ¯I2S_AudioFreq_96k ((uint32_t)96000) °I2S_AudioFreq_48k ((uint32_t)48000) ±I2S_AudioFreq_44k ((uint32_t)44100) ²I2S_AudioFreq_32k ((uint32_t)32000) ³I2S_AudioFreq_22k ((uint32_t)22050) ´I2S_AudioFreq_16k ((uint32_t)16000) µI2S_AudioFreq_11k ((uint32_t)11025) ¶I2S_AudioFreq_8k ((uint32_t)8000) ·I2S_AudioFreq_Default ((uint32_t)2) ¹IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && ((FREQ) <= I2S_AudioFreq_192k)) || ((FREQ) == I2S_AudioFreq_Default)) ÄI2S_CPOL_Low ((uint16_t)0x0000) ÅI2S_CPOL_High ((uint16_t)0x0008) ÆIS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || ((CPOL) == I2S_CPOL_High)) ÐSPI_I2S_DMAReq_Tx ((uint16_t)0x0002) ÑSPI_I2S_DMAReq_Rx ((uint16_t)0x0001) ÒIS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00)) ÛSPI_NSSInternalSoft_Set ((uint16_t)0x0100) ÜSPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF) ÝIS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || ((INTERNAL) == SPI_NSSInternalSoft_Reset)) çSPI_CRC_Tx ((uint8_t)0x00) èSPI_CRC_Rx ((uint8_t)0x01) éIS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx)) òSPI_Direction_Rx ((uint16_t)0xBFFF) óSPI_Direction_Tx ((uint16_t)0x4000) ôIS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || ((DIRECTION) == SPI_Direction_Tx)) þSPI_I2S_IT_TXE ((uint8_t)0x71) ÿSPI_I2S_IT_RXNE ((uint8_t)0x60) SPI_I2S_IT_ERR ((uint8_t)0x50) IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || ((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_ERR)) SPI_I2S_IT_OVR ((uint8_t)0x56)
SPI_IT_MODF ((uint8_t)0x55) SPI_IT_CRCERR ((uint8_t)0x54) I2S_IT_UDR ((uint8_t)0x53) IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR)) IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || ((IT) == I2S_IT_UDR) || ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR)) SPI_I2S_FLAG_RXNE ((uint16_t)0x0001) SPI_I2S_FLAG_TXE ((uint16_t)0x0002) I2S_FLAG_CHSIDE ((uint16_t)0x0004) I2S_FLAG_UDR ((uint16_t)0x0008) SPI_FLAG_CRCERR ((uint16_t)0x0010) SPI_FLAG_MODF ((uint16_t)0x0020) SPI_I2S_FLAG_OVR ((uint16_t)0x0040) SPI_I2S_FLAG_BSY ((uint16_t)0x0080) IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR)) IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)) ©IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1) ; : 9 p
|
..\STM32F10x_FWLib\inc\stm32f10x_tim.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER *
|
TIM_Prescaler # TIM_CounterMode # TIM_Period # TIM_ClockDivision # TIM_RepetitionCounter # PTIM_TimeBaseInitTypeDef J*û TIM_OCMode # TIM_OutputState # TIM_OutputNState # TIM_Pulse # TIM_OCPolarity # TIM_OCNPolarity #
|
TIM_OCIdleState # TIM_OCNIdleState # PTIM_OCInitTypeDef 8m*
|
TIM_Channel # TIM_ICPolarity # TIM_ICSelection # TIM_ICPrescaler # TIM_ICFilter # PTIM_ICInitTypeDef *Ó TIM_OSSRState # TIM_OSSIState # TIM_LOCKLevel # TIM_DeadTime # TIM_Break # TIM_BreakPolarity #
|
TIM_AutomaticOutput # PTIM_BDTRInitTypeDef ¨£ ` V ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_tim.h stm32f10x.h __STM32F10x_TIM_H ©IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10)|| ((PERIPH) == TIM11)|| ((PERIPH) == TIM12)|| ((PERIPH) == TIM13)|| ((PERIPH) == TIM14)|| ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17)) ¼IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM8)) ÀIS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17)) ÇIS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8)) ÏIS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17)) ÚIS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)) ãIS_TIM_LIST6_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM12)|| ((PERIPH) == TIM15)) îIS_TIM_LIST7_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM12)|| ((PERIPH) == TIM15)) ûIS_TIM_LIST8_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10)|| ((PERIPH) == TIM11)|| ((PERIPH) == TIM12)|| ((PERIPH) == TIM13)|| ((PERIPH) == TIM14)|| ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17)) IS_TIM_LIST9_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17)) TIM_OCMode_Timing ((uint16_t)0x0000) ¡TIM_OCMode_Active ((uint16_t)0x0010) ¢TIM_OCMode_Inactive ((uint16_t)0x0020) £TIM_OCMode_Toggle ((uint16_t)0x0030) ¤TIM_OCMode_PWM1 ((uint16_t)0x0060) ¥TIM_OCMode_PWM2 ((uint16_t)0x0070) ¦IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2)) ¬IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2) || ((MODE) == TIM_ForcedAction_Active) || ((MODE) == TIM_ForcedAction_InActive)) ¼TIM_OPMode_Single ((uint16_t)0x0008) ½TIM_OPMode_Repetitive ((uint16_t)0x0000) ¾IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || ((MODE) == TIM_OPMode_Repetitive)) ÈTIM_Channel_1 ((uint16_t)0x0000) ÉTIM_Channel_2 ((uint16_t)0x0004) ÊTIM_Channel_3 ((uint16_t)0x0008) ËTIM_Channel_4 ((uint16_t)0x000C) ÌIS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3) || ((CHANNEL) == TIM_Channel_4)) ÐIS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2)) ÒIS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3)) ÝTIM_CKD_DIV1 ((uint16_t)0x0000) ÞTIM_CKD_DIV2 ((uint16_t)0x0100) ßTIM_CKD_DIV4 ((uint16_t)0x0200) àIS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || ((DIV) == TIM_CKD_DIV2) || ((DIV) == TIM_CKD_DIV4)) ëTIM_CounterMode_Up ((uint16_t)0x0000) ìTIM_CounterMode_Down ((uint16_t)0x0010) íTIM_CounterMode_CenterAligned1 ((uint16_t)0x0020) îTIM_CounterMode_CenterAligned2 ((uint16_t)0x0040) ïTIM_CounterMode_CenterAligned3 ((uint16_t)0x0060) ðIS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || ((MODE) == TIM_CounterMode_Down) || ((MODE) == TIM_CounterMode_CenterAligned1) || ((MODE) == TIM_CounterMode_CenterAligned2) || ((MODE) == TIM_CounterMode_CenterAligned3)) ýTIM_OCPolarity_High ((uint16_t)0x0000) þTIM_OCPolarity_Low ((uint16_t)0x0002) ÿIS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || ((POLARITY) == TIM_OCPolarity_Low)) TIM_OCNPolarity_High ((uint16_t)0x0000) TIM_OCNPolarity_Low ((uint16_t)0x0008) IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || ((POLARITY) == TIM_OCNPolarity_Low)) TIM_OutputState_Disable ((uint16_t)0x0000) TIM_OutputState_Enable ((uint16_t)0x0001) IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || ((STATE) == TIM_OutputState_Enable)) ¡TIM_OutputNState_Disable ((uint16_t)0x0000) ¢TIM_OutputNState_Enable ((uint16_t)0x0004) £IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || ((STATE) == TIM_OutputNState_Enable)) TIM_CCx_Enable ((uint16_t)0x0001) ®TIM_CCx_Disable ((uint16_t)0x0000) ¯IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || ((CCX) == TIM_CCx_Disable)) ¹TIM_CCxN_Enable ((uint16_t)0x0004) ºTIM_CCxN_Disable ((uint16_t)0x0000) »IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || ((CCXN) == TIM_CCxN_Disable)) ÅTIM_Break_Enable ((uint16_t)0x1000) ÆTIM_Break_Disable ((uint16_t)0x0000) ÇIS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || ((STATE) == TIM_Break_Disable)) ÑTIM_BreakPolarity_Low ((uint16_t)0x0000) ÒTIM_BreakPolarity_High ((uint16_t)0x2000) ÓIS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || ((POLARITY) == TIM_BreakPolarity_High)) ÝTIM_AutomaticOutput_Enable ((uint16_t)0x4000) ÞTIM_AutomaticOutput_Disable ((uint16_t)0x0000) ßIS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || ((STATE) == TIM_AutomaticOutput_Disable)) éTIM_LOCKLevel_OFF ((uint16_t)0x0000) êTIM_LOCKLevel_1 ((uint16_t)0x0100) ëTIM_LOCKLevel_2 ((uint16_t)0x0200) ìTIM_LOCKLevel_3 ((uint16_t)0x0300) íIS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || ((LEVEL) == TIM_LOCKLevel_1) || ((LEVEL) == TIM_LOCKLevel_2) || ((LEVEL) == TIM_LOCKLevel_3)) ùTIM_OSSIState_Enable ((uint16_t)0x0400) úTIM_OSSIState_Disable ((uint16_t)0x0000) ûIS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || ((STATE) == TIM_OSSIState_Disable))
TIM_OSSRState_Enable ((uint16_t)0x0800) TIM_OSSRState_Disable ((uint16_t)0x0000) IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || ((STATE) == TIM_OSSRState_Disable)) TIM_OCIdleState_Set ((uint16_t)0x0100) TIM_OCIdleState_Reset ((uint16_t)0x0000) IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || ((STATE) == TIM_OCIdleState_Reset)) TIM_OCNIdleState_Set ((uint16_t)0x0200) TIM_OCNIdleState_Reset ((uint16_t)0x0000) IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || ((STATE) == TIM_OCNIdleState_Reset)) ©TIM_ICPolarity_Rising ((uint16_t)0x0000) ªTIM_ICPolarity_Falling ((uint16_t)0x0002) «TIM_ICPolarity_BothEdge ((uint16_t)0x000A) ¬IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || ((POLARITY) == TIM_ICPolarity_Falling)) ®IS_TIM_IC_POLARITY_LITE(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || ((POLARITY) == TIM_ICPolarity_Falling)|| ((POLARITY) == TIM_ICPolarity_BothEdge)) ¹TIM_ICSelection_DirectTI ((uint16_t)0x0001) »TIM_ICSelection_IndirectTI ((uint16_t)0x0002) ½TIM_ICSelection_TRC ((uint16_t)0x0003) ¾IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || ((SELECTION) == TIM_ICSelection_IndirectTI) || ((SELECTION) == TIM_ICSelection_TRC)) ÉTIM_ICPSC_DIV1 ((uint16_t)0x0000) ÊTIM_ICPSC_DIV2 ((uint16_t)0x0004) ËTIM_ICPSC_DIV4 ((uint16_t)0x0008) ÌTIM_ICPSC_DIV8 ((uint16_t)0x000C) ÍIS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8)) ÙTIM_IT_Update ((uint16_t)0x0001) ÚTIM_IT_CC1 ((uint16_t)0x0002) ÛTIM_IT_CC2 ((uint16_t)0x0004) ÜTIM_IT_CC3 ((uint16_t)0x0008) ÝTIM_IT_CC4 ((uint16_t)0x0010) ÞTIM_IT_COM ((uint16_t)0x0020) ßTIM_IT_Trigger ((uint16_t)0x0040) àTIM_IT_Break ((uint16_t)0x0080) áIS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000)) ãIS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || ((IT) == TIM_IT_CC1) || ((IT) == TIM_IT_CC2) || ((IT) == TIM_IT_CC3) || ((IT) == TIM_IT_CC4) || ((IT) == TIM_IT_COM) || ((IT) == TIM_IT_Trigger) || ((IT) == TIM_IT_Break)) óTIM_DMABase_CR1 ((uint16_t)0x0000) ôTIM_DMABase_CR2 ((uint16_t)0x0001) õTIM_DMABase_SMCR ((uint16_t)0x0002) öTIM_DMABase_DIER ((uint16_t)0x0003) ÷TIM_DMABase_SR ((uint16_t)0x0004) øTIM_DMABase_EGR ((uint16_t)0x0005) ùTIM_DMABase_CCMR1 ((uint16_t)0x0006) úTIM_DMABase_CCMR2 ((uint16_t)0x0007) ûTIM_DMABase_CCER ((uint16_t)0x0008) üTIM_DMABase_CNT ((uint16_t)0x0009) ýTIM_DMABase_PSC ((uint16_t)0x000A) þTIM_DMABase_ARR ((uint16_t)0x000B) ÿTIM_DMABase_RCR ((uint16_t)0x000C) TIM_DMABase_CCR1 ((uint16_t)0x000D) TIM_DMABase_CCR2 ((uint16_t)0x000E) TIM_DMABase_CCR3 ((uint16_t)0x000F) TIM_DMABase_CCR4 ((uint16_t)0x0010) TIM_DMABase_BDTR ((uint16_t)0x0011)
TIM_DMABase_DCR ((uint16_t)0x0012) IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || ((BASE) == TIM_DMABase_CR2) || ((BASE) == TIM_DMABase_SMCR) || ((BASE) == TIM_DMABase_DIER) || ((BASE) == TIM_DMABase_SR) || ((BASE) == TIM_DMABase_EGR) || ((BASE) == TIM_DMABase_CCMR1) || ((BASE) == TIM_DMABase_CCMR2) || ((BASE) == TIM_DMABase_CCER) || ((BASE) == TIM_DMABase_CNT) || ((BASE) == TIM_DMABase_PSC) || ((BASE) == TIM_DMABase_ARR) || ((BASE) == TIM_DMABase_RCR) || ((BASE) == TIM_DMABase_CCR1) || ((BASE) == TIM_DMABase_CCR2) || ((BASE) == TIM_DMABase_CCR3) || ((BASE) == TIM_DMABase_CCR4) || ((BASE) == TIM_DMABase_BDTR) || ((BASE) == TIM_DMABase_DCR)) ¡TIM_DMABurstLength_1Transfer ((uint16_t)0x0000) ¢TIM_DMABurstLength_2Transfers ((uint16_t)0x0100) £TIM_DMABurstLength_3Transfers ((uint16_t)0x0200) ¤TIM_DMABurstLength_4Transfers ((uint16_t)0x0300) ¥TIM_DMABurstLength_5Transfers ((uint16_t)0x0400) ¦TIM_DMABurstLength_6Transfers ((uint16_t)0x0500) §TIM_DMABurstLength_7Transfers ((uint16_t)0x0600) ¨TIM_DMABurstLength_8Transfers ((uint16_t)0x0700) ©TIM_DMABurstLength_9Transfers ((uint16_t)0x0800) ªTIM_DMABurstLength_10Transfers ((uint16_t)0x0900) «TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00) ¬TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00) TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00) ®TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00) ¯TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00) °TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00) ±TIM_DMABurstLength_17Transfers ((uint16_t)0x1000) ²TIM_DMABurstLength_18Transfers ((uint16_t)0x1100) ³IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || ((LENGTH) == TIM_DMABurstLength_2Transfers) || ((LENGTH) == TIM_DMABurstLength_3Transfers) || ((LENGTH) == TIM_DMABurstLength_4Transfers) || ((LENGTH) == TIM_DMABurstLength_5Transfers) || ((LENGTH) == TIM_DMABurstLength_6Transfers) || ((LENGTH) == TIM_DMABurstLength_7Transfers) || ((LENGTH) == TIM_DMABurstLength_8Transfers) || ((LENGTH) == TIM_DMABurstLength_9Transfers) || ((LENGTH) == TIM_DMABurstLength_10Transfers) || ((LENGTH) == TIM_DMABurstLength_11Transfers) || ((LENGTH) == TIM_DMABurstLength_12Transfers) || ((LENGTH) == TIM_DMABurstLength_13Transfers) || ((LENGTH) == TIM_DMABurstLength_14Transfers) || ((LENGTH) == TIM_DMABurstLength_15Transfers) || ((LENGTH) == TIM_DMABurstLength_16Transfers) || ((LENGTH) == TIM_DMABurstLength_17Transfers) || ((LENGTH) == TIM_DMABurstLength_18Transfers)) ÍTIM_DMA_Update ((uint16_t)0x0100) ÎTIM_DMA_CC1 ((uint16_t)0x0200) ÏTIM_DMA_CC2 ((uint16_t)0x0400) ÐTIM_DMA_CC3 ((uint16_t)0x0800) ÑTIM_DMA_CC4 ((uint16_t)0x1000) ÒTIM_DMA_COM ((uint16_t)0x2000) ÓTIM_DMA_Trigger ((uint16_t)0x4000) ÔIS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) ÞTIM_ExtTRGPSC_OFF ((uint16_t)0x0000) ßTIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000) àTIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000) áTIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000) âIS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || ((PRESCALER) == TIM_ExtTRGPSC_DIV8)) îTIM_TS_ITR0 ((uint16_t)0x0000) ïTIM_TS_ITR1 ((uint16_t)0x0010) ðTIM_TS_ITR2 ((uint16_t)0x0020) ñTIM_TS_ITR3 ((uint16_t)0x0030) òTIM_TS_TI1F_ED ((uint16_t)0x0040) óTIM_TS_TI1FP1 ((uint16_t)0x0050) ôTIM_TS_TI2FP2 ((uint16_t)0x0060) õTIM_TS_ETRF ((uint16_t)0x0070) öIS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_TI1F_ED) || ((SELECTION) == TIM_TS_TI1FP1) || ((SELECTION) == TIM_TS_TI2FP2) || ((SELECTION) == TIM_TS_ETRF)) þIS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3)) TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050) TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060) TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040) IS_TIM_TIXCLK_SOURCE(SOURCE) (((SOURCE) == TIM_TIxExternalCLK1Source_TI1) || ((SOURCE) == TIM_TIxExternalCLK1Source_TI2) || ((SOURCE) == TIM_TIxExternalCLK1Source_TI1ED)) TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000) TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000) IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || ((POLARITY) == TIM_ExtTRGPolarity_NonInverted)) £TIM_PSCReloadMode_Update ((uint16_t)0x0000) ¤TIM_PSCReloadMode_Immediate ((uint16_t)0x0001) ¥IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || ((RELOAD) == TIM_PSCReloadMode_Immediate)) ¯TIM_ForcedAction_Active ((uint16_t)0x0050) °TIM_ForcedAction_InActive ((uint16_t)0x0040) ±IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || ((ACTION) == TIM_ForcedAction_InActive)) »TIM_EncoderMode_TI1 ((uint16_t)0x0001) ¼TIM_EncoderMode_TI2 ((uint16_t)0x0002) ½TIM_EncoderMode_TI12 ((uint16_t)0x0003) ¾IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || ((MODE) == TIM_EncoderMode_TI2) || ((MODE) == TIM_EncoderMode_TI12)) ÊTIM_EventSource_Update ((uint16_t)0x0001) ËTIM_EventSource_CC1 ((uint16_t)0x0002) ÌTIM_EventSource_CC2 ((uint16_t)0x0004) ÍTIM_EventSource_CC3 ((uint16_t)0x0008) ÎTIM_EventSource_CC4 ((uint16_t)0x0010) ÏTIM_EventSource_COM ((uint16_t)0x0020) ÐTIM_EventSource_Trigger ((uint16_t)0x0040) ÑTIM_EventSource_Break ((uint16_t)0x0080) ÒIS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000)) ÜTIM_UpdateSource_Global ((uint16_t)0x0000) ßTIM_UpdateSource_Regular ((uint16_t)0x0001) àIS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || ((SOURCE) == TIM_UpdateSource_Regular)) êTIM_OCPreload_Enable ((uint16_t)0x0008) ëTIM_OCPreload_Disable ((uint16_t)0x0000) ìIS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || ((STATE) == TIM_OCPreload_Disable)) öTIM_OCFast_Enable ((uint16_t)0x0004) ÷TIM_OCFast_Disable ((uint16_t)0x0000) øIS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || ((STATE) == TIM_OCFast_Disable)) TIM_OCClear_Enable ((uint16_t)0x0080) TIM_OCClear_Disable ((uint16_t)0x0000)
IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || ((STATE) == TIM_OCClear_Disable)) TIM_TRGOSource_Reset ((uint16_t)0x0000) TIM_TRGOSource_Enable ((uint16_t)0x0010) TIM_TRGOSource_Update ((uint16_t)0x0020) TIM_TRGOSource_OC1 ((uint16_t)0x0030) TIM_TRGOSource_OC1Ref ((uint16_t)0x0040) TIM_TRGOSource_OC2Ref ((uint16_t)0x0050) TIM_TRGOSource_OC3Ref ((uint16_t)0x0060) TIM_TRGOSource_OC4Ref ((uint16_t)0x0070) IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || ((SOURCE) == TIM_TRGOSource_Enable) || ((SOURCE) == TIM_TRGOSource_Update) || ((SOURCE) == TIM_TRGOSource_OC1) || ((SOURCE) == TIM_TRGOSource_OC1Ref) || ((SOURCE) == TIM_TRGOSource_OC2Ref) || ((SOURCE) == TIM_TRGOSource_OC3Ref) || ((SOURCE) == TIM_TRGOSource_OC4Ref)) §TIM_SlaveMode_Reset ((uint16_t)0x0004) ¨TIM_SlaveMode_Gated ((uint16_t)0x0005) ©TIM_SlaveMode_Trigger ((uint16_t)0x0006) ªTIM_SlaveMode_External1 ((uint16_t)0x0007) «IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || ((MODE) == TIM_SlaveMode_Gated) || ((MODE) == TIM_SlaveMode_Trigger) || ((MODE) == TIM_SlaveMode_External1)) ·TIM_MasterSlaveMode_Enable ((uint16_t)0x0080) ¸TIM_MasterSlaveMode_Disable ((uint16_t)0x0000) ¹IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || ((STATE) == TIM_MasterSlaveMode_Disable)) ÃTIM_FLAG_Update ((uint16_t)0x0001) ÄTIM_FLAG_CC1 ((uint16_t)0x0002) ÅTIM_FLAG_CC2 ((uint16_t)0x0004) ÆTIM_FLAG_CC3 ((uint16_t)0x0008) ÇTIM_FLAG_CC4 ((uint16_t)0x0010) ÈTIM_FLAG_COM ((uint16_t)0x0020) ÉTIM_FLAG_Trigger ((uint16_t)0x0040) ÊTIM_FLAG_Break ((uint16_t)0x0080) ËTIM_FLAG_CC1OF ((uint16_t)0x0200) ÌTIM_FLAG_CC2OF ((uint16_t)0x0400) ÍTIM_FLAG_CC3OF ((uint16_t)0x0800) ÎTIM_FLAG_CC4OF ((uint16_t)0x1000) ÏIS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || ((FLAG) == TIM_FLAG_CC1) || ((FLAG) == TIM_FLAG_CC2) || ((FLAG) == TIM_FLAG_CC3) || ((FLAG) == TIM_FLAG_CC4) || ((FLAG) == TIM_FLAG_COM) || ((FLAG) == TIM_FLAG_Trigger) || ((FLAG) == TIM_FLAG_Break) || ((FLAG) == TIM_FLAG_CC1OF) || ((FLAG) == TIM_FLAG_CC2OF) || ((FLAG) == TIM_FLAG_CC3OF) || ((FLAG) == TIM_FLAG_CC4OF)) ÝIS_TIM_CLEAR_FLAG(TIM_FLAG) ((((TIM_FLAG) & (uint16_t)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) æIS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF) ïIS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF) øTIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer ùTIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers úTIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers ûTIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers üTIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers ýTIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers þTIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers ÿTIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers
TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers ? > = Ä
|
..\STM32F10x_FWLib\inc\stm32f10x_usart.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER *´ USART_BaudRate 0 # USART_WordLength # USART_StopBits # USART_Parity # USART_Mode #
|
USART_HardwareFlowControl # PUSART_InitTypeDef L*¦ USART_Clock # USART_CPOL # USART_CPHA # USART_LastBit # PUSART_ClockInitTypeDef Ma d X ..\STM32F10x_FWLib\inc\ ..\USER\ stm32f10x_usart.h stm32f10x.h __STM32F10x_USART_H kIS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == UART4) || ((PERIPH) == UART5)) qIS_USART_123_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3)) uIS_USART_1234_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == UART4)) }USART_WordLength_8b ((uint16_t)0x0000) ~USART_WordLength_9b ((uint16_t)0x1000) IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || ((LENGTH) == USART_WordLength_9b)) USART_StopBits_1 ((uint16_t)0x0000) USART_StopBits_0_5 ((uint16_t)0x1000) USART_StopBits_2 ((uint16_t)0x2000) USART_StopBits_1_5 ((uint16_t)0x3000) IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || ((STOPBITS) == USART_StopBits_0_5) || ((STOPBITS) == USART_StopBits_2) || ((STOPBITS) == USART_StopBits_1_5)) USART_Parity_No ((uint16_t)0x0000) USART_Parity_Even ((uint16_t)0x0400) USART_Parity_Odd ((uint16_t)0x0600) IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || ((PARITY) == USART_Parity_Even) || ((PARITY) == USART_Parity_Odd)) ¨USART_Mode_Rx ((uint16_t)0x0004) ©USART_Mode_Tx ((uint16_t)0x0008) ªIS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00)) ²USART_HardwareFlowControl_None ((uint16_t)0x0000) ³USART_HardwareFlowControl_RTS ((uint16_t)0x0100) ´USART_HardwareFlowControl_CTS ((uint16_t)0x0200) µUSART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300) ¶IS_USART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == USART_HardwareFlowControl_None) || ((CONTROL) == USART_HardwareFlowControl_RTS) || ((CONTROL) == USART_HardwareFlowControl_CTS) || ((CONTROL) == USART_HardwareFlowControl_RTS_CTS)) ÂUSART_Clock_Disable ((uint16_t)0x0000) ÃUSART_Clock_Enable ((uint16_t)0x0800) ÄIS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || ((CLOCK) == USART_Clock_Enable)) ÎUSART_CPOL_Low ((uint16_t)0x0000) ÏUSART_CPOL_High ((uint16_t)0x0400) ÐIS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High)) ÚUSART_CPHA_1Edge ((uint16_t)0x0000) ÛUSART_CPHA_2Edge ((uint16_t)0x0200) ÜIS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge)) æUSART_LastBit_Disable ((uint16_t)0x0000) çUSART_LastBit_Enable ((uint16_t)0x0100) èIS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || ((LASTBIT) == USART_LastBit_Enable)) òUSART_IT_PE ((uint16_t)0x0028) óUSART_IT_TXE ((uint16_t)0x0727) ôUSART_IT_TC ((uint16_t)0x0626) õUSART_IT_RXNE ((uint16_t)0x0525) öUSART_IT_IDLE ((uint16_t)0x0424) ÷USART_IT_LBD ((uint16_t)0x0846) øUSART_IT_CTS ((uint16_t)0x096A) ùUSART_IT_ERR ((uint16_t)0x0060) úUSART_IT_ORE ((uint16_t)0x0360) ûUSART_IT_NE ((uint16_t)0x0260) üUSART_IT_FE ((uint16_t)0x0160) ýIS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR)) IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE)) IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS)) USART_DMAReq_Tx ((uint16_t)0x0080) USART_DMAReq_Rx ((uint16_t)0x0040) IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00)) USART_WakeUp_IdleLine ((uint16_t)0x0000) USART_WakeUp_AddressMark ((uint16_t)0x0800) IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || ((WAKEUP) == USART_WakeUp_AddressMark)) ¨USART_LINBreakDetectLength_10b ((uint16_t)0x0000) ©USART_LINBreakDetectLength_11b ((uint16_t)0x0020) ªIS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == USART_LINBreakDetectLength_10b) || ((LENGTH) == USART_LINBreakDetectLength_11b)) µUSART_IrDAMode_LowPower ((uint16_t)0x0004) ¶USART_IrDAMode_Normal ((uint16_t)0x0000) ·IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || ((MODE) == USART_IrDAMode_Normal)) ÁUSART_FLAG_CTS ((uint16_t)0x0200) ÂUSART_FLAG_LBD ((uint16_t)0x0100) ÃUSART_FLAG_TXE ((uint16_t)0x0080) ÄUSART_FLAG_TC ((uint16_t)0x0040) ÅUSART_FLAG_RXNE ((uint16_t)0x0020) ÆUSART_FLAG_IDLE ((uint16_t)0x0010) ÇUSART_FLAG_ORE ((uint16_t)0x0008) ÈUSART_FLAG_NE ((uint16_t)0x0004) ÉUSART_FLAG_FE ((uint16_t)0x0002) ÊUSART_FLAG_PE ((uint16_t)0x0001) ËIS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE)) ÑIS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16_t)0x00)) ÒIS_USART_PERIPH_FLAG(PERIPH,USART_FLAG) ((((*(uint32_t*)&(PERIPH)) != UART4_BASE) && ((*(uint32_t*)&(PERIPH)) != UART5_BASE)) || ((USART_FLAG) != USART_FLAG_CTS)) ÕIS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x0044AA21)) ÖIS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF) ×IS_USART_DATA(DATA) ((DATA) <= 0x1FF) C B A ,
|
..\STM32F10x_FWLib\inc\misc.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER * NVIC_IRQChannel # NVIC_IRQChannelPreemptionPriority # NVIC_IRQChannelSubPriority # NVIC_IRQChannelCmd ¿ # PNVIC_InitTypeDef D X M ..\STM32F10x_FWLib\inc\ ..\USER\ misc.h stm32f10x.h __MISC_H sNVIC_VectTab_RAM ((uint32_t)0x20000000) tNVIC_VectTab_FLASH ((uint32_t)0x08000000) uIS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || ((VECTTAB) == NVIC_VectTab_FLASH)) NVIC_LP_SEVONPEND ((uint8_t)0x10) NVIC_LP_SLEEPDEEP ((uint8_t)0x04) NVIC_LP_SLEEPONEXIT ((uint8_t)0x02) IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || ((LP) == NVIC_LP_SLEEPDEEP) || ((LP) == NVIC_LP_SLEEPONEXIT)) NVIC_PriorityGroup_0 ((uint32_t)0x700) NVIC_PriorityGroup_1 ((uint32_t)0x600) NVIC_PriorityGroup_2 ((uint32_t)0x500) NVIC_PriorityGroup_3 ((uint32_t)0x400) NVIC_PriorityGroup_4 ((uint32_t)0x300) IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || ((GROUP) == NVIC_PriorityGroup_1) || ((GROUP) == NVIC_PriorityGroup_2) || ((GROUP) == NVIC_PriorityGroup_3) || ((GROUP) == NVIC_PriorityGroup_4)) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) ¢IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF) ¬SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB) SysTick_CLKSource_HCLK ((uint32_t)0x00000004) ®IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || ((SOURCE) == SysTick_CLKSource_HCLK_Div8)) G F E
|
..\USER\stm32f10x_conf.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER ø î ..\USER\ ..\STM32F10x_FWLib\inc\ stm32f10x_conf.h stm32f10x_adc.h stm32f10x_dac.h stm32f10x_fsmc.h stm32f10x_gpio.h stm32f10x_rcc.h stm32f10x_spi.h stm32f10x_tim.h stm32f10x_usart.h misc.h __STM32F10x_CONF_H !&'+./0 2
|
Hassert_param(expr) ((void)0) K J I
|
..\SYSTEM\sys\sys.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER L C ..\SYSTEM\sys\ ..\USER\ sys.h stm32f10x.h __SYS_H
|
SYSTEM_SUPPORT_UCOS 0 BITBAND(addr,bitnum) ((addr & 0xF0000000)+0x2000000+((addr &0xFFFFF)<<5)+(bitnum<<2)) MEM_ADDR(addr) *((volatile unsigned long *)(addr)) BIT_ADDR(addr,bitnum) MEM_ADDR(BITBAND(addr, bitnum)) GPIOA_ODR_Addr (GPIOA_BASE+12) GPIOB_ODR_Addr (GPIOB_BASE+12) GPIOC_ODR_Addr (GPIOC_BASE+12) GPIOD_ODR_Addr (GPIOD_BASE+12) GPIOE_ODR_Addr (GPIOE_BASE+12) GPIOF_ODR_Addr (GPIOF_BASE+12) GPIOG_ODR_Addr (GPIOG_BASE+12) GPIOA_IDR_Addr (GPIOA_BASE+8) GPIOB_IDR_Addr (GPIOB_BASE+8) GPIOC_IDR_Addr (GPIOC_BASE+8) GPIOD_IDR_Addr (GPIOD_BASE+8) GPIOE_IDR_Addr (GPIOE_BASE+8) !GPIOF_IDR_Addr (GPIOF_BASE+8) "GPIOG_IDR_Addr (GPIOG_BASE+8) &PAout(n) BIT_ADDR(GPIOA_ODR_Addr,n) 'PAin(n) BIT_ADDR(GPIOA_IDR_Addr,n) )PBout(n) BIT_ADDR(GPIOB_ODR_Addr,n) *PBin(n) BIT_ADDR(GPIOB_IDR_Addr,n) ,PCout(n) BIT_ADDR(GPIOC_ODR_Addr,n) -PCin(n) BIT_ADDR(GPIOC_IDR_Addr,n) /PDout(n) BIT_ADDR(GPIOD_ODR_Addr,n) 0PDin(n) BIT_ADDR(GPIOD_IDR_Addr,n) 2PEout(n) BIT_ADDR(GPIOE_ODR_Addr,n) 3PEin(n) BIT_ADDR(GPIOE_IDR_Addr,n) 5PFout(n) BIT_ADDR(GPIOF_ODR_Addr,n) 6PFin(n) BIT_ADDR(GPIOF_IDR_Addr,n) 8PGout(n) BIT_ADDR(GPIOG_ODR_Addr,n) 9PGin(n) BIT_ADDR(GPIOG_IDR_Addr,n) O N M
|
..\SYSTEM\delayb\delayb.h ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER T I ..\SYSTEM\delayb\ ..\SYSTEM\sys\ delayb.h sys.h __DELAYB_H S R Q
|
..\SYSTEM\delayb\delayb.c ARM C/C++ Compiler, 5.03 [Build 24] E:\YangXianMing\000Team\YXM\V20Ãý¶¯ÃûÃÃ\USER p f ..\SYSTEM\delayb\ ..\SYSTEM\sys\ ..\SYSTEM\delayb\delayb.c delayb.h sys.h U ! / ! I $ > % % % % %C
|
%C % % % % %C %C & I ( ( 1 1 1 1 I8 I I8 4 ! I8 " I #7 I $ I % I & I ' I ( I ) * + , - . /4 04 14 24 3 4 4 4 5.:;9? I 6.:;9? 7.:;9G 8.:;9? I 9.:;9? :.:;9G ;.:;9? I <.:;9? =.:;9G >.:;9? I@ ?.:;9? @ @.:;9G@ A.:;9? I@
|
B.:;9? @
|
C.:;9G@
|
D 1 E 1 F 1XYW G 1XYW H.1 I.1@ J.1@
|
K.1 L.< 4 I? M.< 4 ? NI O P I:;9 Q I4 R S T U V W 1 X4 I , Y4 I Z4 I [4 I, \4 I ]4 I 4 ^4 I ,4 _4 I4 `4 I,4 a4 I4 b4 1 , c4 1 d4 1, e4 1 f 1 g 1 h I i I j I k I 4 l I ,4 m I4 n 1 o 1 p4 I ? q4 I? < r4 I , s4 I t5 I u; v= w% x<% 0 ñÿ- * ¾ $ ñÿ l S ; # ò
|
Ú ¿ ¢ h U * î Q ² M x A < ý º ! v E 3 % ï ) « - h 1 % 5 â 9 = d I í ¾ Q M b A 3 Ë ! E ^ % ' ) ð
|
- º
|
1
|
5 N
|
9
|
= ê I ± s 7 R û N Á B
F " ¿ F | & 8 * ô . ± 2 n 6 + : æ > J g & ç S ¨ O k C , ê ¤ # ] G ' Ð + / C 3 ý 7 · ; o ? 3 K ê ¨ ^ R 2 H 3 F > y F & "
|
\ À ] È Ì 8 < P T ` d
£
¤ ¨ ¾ Â Æ Ð Ô ß ø ü
|
>
|
\ J ` 9 z F ~ 5 · Æ Ú ù 2 A U t ¯ ¾ Ô õ 2 A U t ¹ × î $ C g § Ê ó / P [ À Æ Ú ð # = S v
Ð ê # ) > t z ; m Ó / 5 X Ù û %
|
N
|
w
|
¹
|
î
|
É è V E # { K : Ö ä ñ û ! 3 F Y ¤ ² ¿ É Ü ï ' : X v ² Ð î * J k Ñ ñ
|
1
|
Q
|
q
|
|
±
|
Ñ
|
ñ
|
1 Q q ± Ò ô 8 Z | À â & H j ® Ð 4 È é $ = { * Ö E t $ Ñ O À õ : X w ³ Ñ ï - r ¯ Î í + J i w ¢ ø 3 P p ² Ô ô +! I! h! ! ¤! Â! â! " !" ?" ^" }" " ¼" Ü" ü" # <# [# {# ±# Î# ì#
|
$ ($ F$ e$ L ; ¥ ¿ ß ý . N = ¨ Ä î O > ³ Ñ í + E ^ ¸ Ñ ï , M d ¹ Ô í n ¦ Á ; M g ) E ` P ? ¶ Q @ Å Þ ÷ R A ª ¼ Ò ä ö & < W
³ Ë â ô S B ª Ã × ò I b | § À Ù ó & > W p ¼ Ó ê . K T C Ç ß õ , _ s
I 8 £ Î ò M < { U D H
7 G
6 .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_line .rel.debug_info .rel.debug_frame .rel.text .symtab .debug_abbrev __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.delayb.c.2_Us0000_m0bqglXsklf_300000 __ARM_grp.delayb.h.2_gs0000_CFL0rIFEDP0_300000 __ARM_grp.sys.h.2_s11000_AKVjYz18P3e_300000 __ARM_grp.stm32f10x_conf.h.2_Ez0000_90fqQRqsBvf_300000 __ARM_grp.misc.h.2_QkP000_RsaAOtg$6u4_r20000 __ARM_grp.stm32f10x_usart.h.2_kS3000_vB_wh7xwJ$c_g00000 __ARM_grp.stm32f10x_tim.h.2_EKa000_yQA8o961BW0_v00000 __ARM_grp.stm32f10x_spi.h.2_cg4000_Cy64$eOFqf0_l00000 __ARM_grp.stm32f10x_rcc.h.2_Uc5000_Vi0exCZaMic_b00000 __ARM_grp.stm32f10x_gpio.h.2_8Z4000_V9jmXp$d1O1_700000 __ARM_grp.stm32f10x_fsmc.h.2_8w4000_zI59ochgi4f_E00000 __ARM_grp.stm32f10x_dac.h.2_oe3000_Vcnh5k9rYc0_a00000 __ARM_grp.stm32f10x_adc.h.2_kWS000_lJzDT42MVY0_t20000 __ARM_grp.stm32f10x.h.2_QTx100_nQ99fwcunz8_k20000 __ARM_grp.system_stm32f10x.h.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp.core_cm3.h.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp.stdint.h.2_Ex1000_U0wbUHEtSW9_300000 .debug_macinfo .debug_loc .data .comment .arm_vfe_header Lib$$Request$$armlib SystemCoreClock SysTick_CLKSourceConfig delay_ms2 delay_us2 delay_init2 __ARM_grp..debug_pubnames$system_stm32f10x.h$.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp..debug_pubnames$core_cm3.h$.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp..debug_macinfo$system_stm32f10x.h$.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp..debug_macinfo$sys.h$.2_s11000_AKVjYz18P3e_300000 __ARM_grp..debug_macinfo$stm32f10x_usart.h$.2_kS3000_vB_wh7xwJ$c_g00000 __ARM_grp..debug_macinfo$stm32f10x_tim.h$.2_EKa000_yQA8o961BW0_v00000 __ARM_grp..debug_macinfo$stm32f10x_spi.h$.2_cg4000_Cy64$eOFqf0_l00000 __ARM_grp..debug_macinfo$stm32f10x_rcc.h$.2_Uc5000_Vi0exCZaMic_b00000 __ARM_grp..debug_macinfo$stm32f10x_gpio.h$.2_8Z4000_V9jmXp$d1O1_700000 __ARM_grp..debug_macinfo$stm32f10x_fsmc.h$.2_8w4000_zI59ochgi4f_E00000 __ARM_grp..debug_macinfo$stm32f10x_dac.h$.2_oe3000_Vcnh5k9rYc0_a00000 __ARM_grp..debug_macinfo$stm32f10x_conf.h$.2_Ez0000_90fqQRqsBvf_300000 __ARM_grp..debug_macinfo$stm32f10x_adc.h$.2_kWS000_lJzDT42MVY0_t20000 __ARM_grp..debug_macinfo$stm32f10x.h$.2_QTx100_nQ99fwcunz8_k20000 __ARM_grp..debug_macinfo$stdint.h$.2_Ex1000_U0wbUHEtSW9_300000 __ARM_grp..debug_macinfo$misc.h$.2_QkP000_RsaAOtg$6u4_r20000 __ARM_grp..debug_macinfo$delayb.h$.2_gs0000_CFL0rIFEDP0_300000 __ARM_grp..debug_macinfo$delayb.c$.2_Us0000_m0bqglXsklf_300000 __ARM_grp..debug_macinfo$core_cm3.h$.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp..debug_line$system_stm32f10x.h$.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp..debug_line$sys.h$.2_s11000_AKVjYz18P3e_300000 __ARM_grp..debug_line$stm32f10x_usart.h$.2_kS3000_vB_wh7xwJ$c_g00000 __ARM_grp..debug_line$stm32f10x_tim.h$.2_EKa000_yQA8o961BW0_v00000 __ARM_grp..debug_line$stm32f10x_spi.h$.2_cg4000_Cy64$eOFqf0_l00000 __ARM_grp..debug_line$stm32f10x_rcc.h$.2_Uc5000_Vi0exCZaMic_b00000 __ARM_grp..debug_line$stm32f10x_gpio.h$.2_8Z4000_V9jmXp$d1O1_700000 __ARM_grp..debug_line$stm32f10x_fsmc.h$.2_8w4000_zI59ochgi4f_E00000 __ARM_grp..debug_line$stm32f10x_dac.h$.2_oe3000_Vcnh5k9rYc0_a00000 __ARM_grp..debug_line$stm32f10x_conf.h$.2_Ez0000_90fqQRqsBvf_300000 __ARM_grp..debug_line$stm32f10x_adc.h$.2_kWS000_lJzDT42MVY0_t20000 __ARM_grp..debug_line$stm32f10x.h$.2_QTx100_nQ99fwcunz8_k20000 __ARM_grp..debug_line$stdint.h$.2_Ex1000_U0wbUHEtSW9_300000 __ARM_grp..debug_line$misc.h$.2_QkP000_RsaAOtg$6u4_r20000 __ARM_grp..debug_line$delayb.h$.2_gs0000_CFL0rIFEDP0_300000 __ARM_grp..debug_line$delayb.c$.2_Us0000_m0bqglXsklf_300000 __ARM_grp..debug_line$core_cm3.h$.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp.system_stm32f10x.h.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp.sys.h.2_s11000_AKVjYz18P3e_300000 __ARM_grp.stm32f10x_usart.h.2_kS3000_vB_wh7xwJ$c_g00000 __ARM_grp.stm32f10x_tim.h.2_EKa000_yQA8o961BW0_v00000 __ARM_grp.stm32f10x_spi.h.2_cg4000_Cy64$eOFqf0_l00000 __ARM_grp.stm32f10x_rcc.h.2_Uc5000_Vi0exCZaMic_b00000 __ARM_grp.stm32f10x_gpio.h.2_8Z4000_V9jmXp$d1O1_700000 __ARM_grp.stm32f10x_fsmc.h.2_8w4000_zI59ochgi4f_E00000 __ARM_grp.stm32f10x_dac.h.2_oe3000_Vcnh5k9rYc0_a00000 __ARM_grp.stm32f10x_conf.h.2_Ez0000_90fqQRqsBvf_300000 __ARM_grp.stm32f10x_adc.h.2_kWS000_lJzDT42MVY0_t20000 __ARM_grp.stm32f10x.h.2_QTx100_nQ99fwcunz8_k20000 __ARM_grp.stdint.h.2_Ex1000_U0wbUHEtSW9_300000 __ARM_grp.misc.h.2_QkP000_RsaAOtg$6u4_r20000 __ARM_grp.delayb.h.2_gs0000_CFL0rIFEDP0_300000 __ARM_grp.delayb.c.2_Us0000_m0bqglXsklf_300000 __ARM_grp.core_cm3.h.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp..debug_info$system_stm32f10x.h$.2_Sd2000_JDjB80Zonq4_f00000 __ARM_grp..debug_info$sys.h$.2_s11000_AKVjYz18P3e_300000 __ARM_grp..debug_info$stm32f10x_usart.h$.2_kS3000_vB_wh7xwJ$c_g00000 __ARM_grp..debug_info$stm32f10x_tim.h$.2_EKa000_yQA8o961BW0_v00000 __ARM_grp..debug_info$stm32f10x_spi.h$.2_cg4000_Cy64$eOFqf0_l00000 __ARM_grp..debug_info$stm32f10x_rcc.h$.2_Uc5000_Vi0exCZaMic_b00000 __ARM_grp..debug_info$stm32f10x_gpio.h$.2_8Z4000_V9jmXp$d1O1_700000 __ARM_grp..debug_info$stm32f10x_fsmc.h$.2_8w4000_zI59ochgi4f_E00000 __ARM_grp..debug_info$stm32f10x_dac.h$.2_oe3000_Vcnh5k9rYc0_a00000 __ARM_grp..debug_info$stm32f10x_conf.h$.2_Ez0000_90fqQRqsBvf_300000 __ARM_grp..debug_info$stm32f10x_adc.h$.2_kWS000_lJzDT42MVY0_t20000 __ARM_grp..debug_info$stm32f10x.h$.2_QTx100_nQ99fwcunz8_k20000 __ARM_grp..debug_info$stdint.h$.2_Ex1000_U0wbUHEtSW9_300000 __ARM_grp..debug_info$misc.h$.2_QkP000_RsaAOtg$6u4_r20000 __ARM_grp..debug_info$delayb.h$.2_gs0000_CFL0rIFEDP0_300000 __ARM_grp..debug_info$delayb.c$.2_Us0000_m0bqglXsklf_300000 __ARM_grp..debug_info$core_cm3.h$.2_HpL100_CRg_EcD8Zvc_b70000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp_.debug_pubnames$17 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_info$16 __ARM_grp_.debug_frame$20 fac_ms fac_us BuildAttributes$$THM_ISAv4$P$D$K$B$S$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 .text .data $d $t ..\SYSTEM\delayb\delayb.c A8 aeabi . C2.06 Cortex-M3
|
M " ARM l 4 Ð X O I [ l K K ¬ K D $ ; h @ ; ¨ Ä > l p / Ü ` ' < > | V ( K Ü ; h P / ¸ ¤ Ï \ V $ K p ` ; Ð" h / 8# ¸- ' ðP # Q V 4 K (Q ¤ ; ÌQ @ / R ' ,R & d TR V ) K dR À$ ; $w ¨ / Ìw ¸ó . k V * K k P ; äl d / Hm t! ø ¼ V , K Ì , ; ø d / \ Á ô V - K ¡ ô ; ø¦ d / \§ l È¿ V . K Ø¿ , ;  d / h ð T Xà V / K hà 4 ; á d / â d d V 0 K t ; d / ð \ è L V 1 K \ t ; Ð d / 4! |K ° °l V 2 K Àl È ; n h / ðn D 4 V ' K D 0 ; t
\ / Ð
Ü L ¬ V + K ¼ ; H ü / D ` ¤ V 3 K ´ ; < P / È ñ T V & K d ; ð X / H Â ` V % K p ; ü t / p V z ¤ r , ð r h V W < 0 V G l V G ( V G ¬ V 7 D¡ V
|
# L¡ V G T¡ V G l¡ V # ô£ V G ü£ V # ¤ V G $¤ V G ¬¨ H V ! G ô¨ 8 V % G ,© ( V ) G Tª V - G tª @ V 1 G ´ª V 5 G D« à V 9 G $¬ h V = G ¬ 8 V A G Ĭ V E G ܬ V I G ô¬ V M G V Q $ h ± J p ÖÄ H
|
