ELF ( ,j 4 ( ÿü@ºpGÀºpGµ!Hÿ÷þÿ "!Hÿ÷þÿ!Hÿ÷þÿ½ @µ!Hÿ÷þÿ "!IHÿ÷þÿ½ @µ!Hÿ÷þÿ!IHÿ÷þÿ½ @µ!Hÿ÷þÿ "!Hÿ÷þÿ½ @µ!Hÿ÷þÿ!Hÿ÷þÿ½ @µ!Hÿ÷þÿ "!Hÿ÷þÿ!Hÿ÷þÿ½ @µ!Hÿ÷þÿ "!Hÿ÷þÿ!Hÿ÷þÿ½ @µ!Hÿ÷þÿ "!Hÿ÷þÿ½ @ @µ!Hÿ÷þÿ!Hÿ÷þÿ½ @ @µþH@{!@(-Ñÿ÷þÿûH@y À ( Ðÿ÷þÿ!÷Hÿ÷þÿ ÿ÷þÿ#FFóHÿ÷þÿ( ÑñH xú( ÚïH x@ îIpà ìIpàÿ÷þÿ!èHÿ÷þÿPàäH x(ÐâH x(@Ñÿ÷þÿÿ÷þÿ!ßHÿ÷þÿÜH@{ð!@ (:ÑÙHxBxCÚIB&ÐÕHxBxCÖII B ÐÐHxBxCÓIBÐ #"FÍHÿ÷þÿ( ÑËH xú(ÚÉH x@ ÈIpà ÆIp à ÄIpàÿ÷þÿÿ÷þÿ!¿Hÿ÷þÿ»H@{ð!@ (+ѹH@y À (%Ðÿ÷þÿÿ÷þÿ!µHÿ÷þÿ ÿ÷þÿ#F!°H@0ÿ÷þÿ( Ñ®H xú(Ú¬H x@ «Ipà ©Ip!¦Hÿ÷þÿ2à£H yÀ (%Ðÿ÷þÿÿ÷þÿ!Hÿ÷þÿ ÿ÷þÿ #"!H@0ÿ÷þÿ( ÑH xú(ÚH x@ Ipà Ip!Hÿ÷þÿàÿ÷þÿÿ÷þÿ!Hÿ÷þÿH x()Û ¿H yÀ ("ÑI y"C1Jq ÉÉ"@FI yCCJqH yÀ (ÐH y!C0Iq!Hÿ÷þÿ ¿rH@{ð!@(+ÑpH@y À (%Ðÿ÷þÿÿ÷þÿ!kHÿ÷þÿ ÿ÷þÿ#F!gH@0ÿ÷þÿ( ÑeH xú(ÚcH x@ aIpà _Ip!]Hÿ÷þÿ3àZH y@À (%Ðÿ÷þÿÿ÷þÿ!UHÿ÷þÿ ÿ÷þÿ #"!QH@0ÿ÷þÿ( ÑXH xú(ÚVH x@ TIpà RIp!GHÿ÷þÿàÿ÷þÿÿ÷þÿ!BHÿ÷þÿKH x(+Û ¿CH y@À (#ÑAI y@"C@1?JqIÉ@"@F:I yCC8Jq9H y@À (Ð7H y@!C@04Iq!4Hÿ÷þÿ ¿'H@{ð!@@(*Ñ%H@y À ($Ðÿ÷þÿÿ÷þÿ! Hÿ÷þÿ ÿ÷þÿ#FY Hÿ÷þÿ( ÑH xú(ÚH x@ Ipà Ip!Hÿ÷þÿNàH@yÀ (AÐÿ÷þÿÿ÷þÿ! Hÿ÷þÿ ÿ÷þÿ #"QHÿ÷þÿ(&ÑH xú(%Ú Hà @ x@ 8Ipà 6Ip!6Hÿ÷þÿàÿ÷þÿÿ÷þÿ!1Hÿ÷þÿ/H x()Û ¿.H@yÀ ("Ñ-IIy"C1*JQq ÉÉ"@F%IIyCC#JQq$H@yÀ (Ð#H@y!C0 IHq! Hÿ÷þÿ ¿ H x(+Û ¿H@y À (#ÑIIy"C1JQq ÉÉ "@FIIyCC JQq H@y À (Ð H@y!C0IHq!Hÿ÷þÿ ¿½ @ µÍH@{!@(.Ñÿ÷þÿÊH@y À ( Ðÿ÷þÿ!ÆHÿ÷þÿ ÿ÷þÿ#FFÂHÿ÷þÿ(ÑÀH@y!C0¾IHqà¼H@y!CºIHqàÿ÷þÿ!¶Hÿ÷þÿ[à²H x(аH x(KÑÿ÷þÿÿ÷þÿ!®Hÿ÷þÿªH@{ð!@ (6ѧHxBxC©IB(УHxBxC¥II B ÐHxBxC¡IBÐ #ÿ"ö2!Hÿ÷þÿ(ÑH@y!C0IHq àH@y!CIHqàH@y!CIHqÿ"õ2ð!Hÿ÷þÿàÿ÷þÿÿ÷þÿ!Hÿ÷þÿH@{ð!@ (,ÑH@y À (&Ðÿ÷þÿÿ÷þÿ!~Hÿ÷þÿ ÿ÷þÿ#F!yH@0ÿ÷þÿ(ÑwH@y!C0uIHqàsH@y!CqIHq!oHÿ÷þÿ3àlH yÀ (&Ðÿ÷þÿÿ÷þÿ!hHÿ÷þÿ ÿ÷þÿ #"!cH@0ÿ÷þÿ(ÑaH y!C0_Iqà]H y!C[Iq!YHÿ÷þÿàÿ÷þÿÿ÷þÿ!THÿ÷þÿQH@{ð!@(,ÑOH@y À (&Ðÿ÷þÿÿ÷þÿ!JHÿ÷þÿ ÿ÷þÿ#F!FH@0ÿ÷þÿ(ÑDH@y!C0AIHqà@H@y!C>IHq!;Hÿ÷þÿ4à8H y@À (&Ðÿ÷þÿÿ÷þÿ!4Hÿ÷þÿ ÿ÷þÿ #"!/H@0ÿ÷þÿ(Ñ-H y@!C@0+Iqà)H y@!C'Iq!%Hÿ÷þÿàÿ÷þÿÿ÷þÿ! Hÿ÷þÿ H@{ð!@@(+ÑH@y À (%Ðÿ÷þÿÿ÷þÿ!Hÿ÷þÿ ÿ÷þÿ#FYHÿ÷þÿ(ÑH@y!C0IHqà H@y!C
|
IHq!Hÿ÷þÿàÿ÷þÿÿ÷þÿ!Hÿ÷þÿ½ @ 0@µÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿ½µ!Hÿ÷þÿ "!Hÿ÷þÿ!Hÿ÷þÿ½ @µ!Hÿ÷þÿ "!Hÿ÷þÿ½ @ @µ!Hÿ÷þÿ!Hÿ÷þÿ½ @ @ @ ..\\Function\\FLOW_METER_DATA_COLLECT\\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __asm___22_pulse_and_alarm_line_c_7ae0231f____REV16 P 9 ..\\Core\\Include\\ core_cminstr.h @ ..\\Function\\FLOW_METER_DATA_COLLECT\\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __asm___22_pulse_and_alarm_line_c_7ae0231f____REVSH P 9 ..\\Core\\Include\\ core_cminstr.h 0 ÿÿÿÿarmcc+ |
|
0 ÿÿÿÿarmcc+ |
|
( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | A~ ( ÿÿÿÿarmcc+ | $ A~ ( ÿÿÿÿarmcc+ | 8 A~ ( ÿÿÿÿarmcc+ | A~ ü
|
..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM P ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ppulse_count y ppulse_exti_flag ppulse_check_delay_ms_cnt
0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?² LP_lose_check_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?²LV_lose_check_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?²UV_lose_check_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?²!CV_lose_check_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?±(LF_PULSE_INT_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?².LF_PULSE_INT_GPIO_Clk_sleep 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?°5Low_Pwr_INT_GPIO_Clk_Init 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?±;Low_Pwr_INT_GPIO_Clk_sleep 0 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?²AUnder_Pwr_INT_GPIO_Clk_Init 4 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?³GUnder_Pwr_INT_GPIO_Clk_sleep < ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?»MClose_Valve_Alarm_Line_GPIO_Clk_Init < ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?¼SClose_Valve_Alarm_Line_GPIO_Clk_sleep 4 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM $ ?³ZPulse_And_Alarm_Line_IO_Init $ , ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM 8 ?¬pPulseAndAlarmLineInit 8 ¨ ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ?§PulseAndAlarmLineCheck Ybroken_line_cnt W Ylow_pwr_line_cnt W Yunder_pwr_line_cnt W Yclose_valve_line_cnt W \ Q ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c | R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c & | R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c & | R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c & | R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c ! & x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c ( & x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c . x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c 5 & x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c ; x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c Á & x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c Ç x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c Í , x R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c Ó & R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c Ú R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c ð -, 895&M !"-87k=8>94/5$Y+- >9.'' >9.)$X+- >9.'- >9.)$\+- 89.(! ô R ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.c -, 8 -#&M !"-87k=88 -" $Y+- > - '' >! - )# %1 X+- > - '- > - )# +1 \+- 8 - '& 8# 6 #²' (# %1 +1 } } } } } } } } } } } } } } } } } } } } } } } } } $ } } 8 } } } __DATE__ "May 22 2024" __TIME__ "14:03:42" __STDC__ 1 __STDC_VERSION__ 199901L __STDC_HOSTED__ 1 __STDC_ISO_10646__ 200607 __EDG__ 1 __EDG_VERSION__ 407 __EDG_SIZE_TYPE__ unsigned int __EDG_PTRDIFF_TYPE__ int __GNUC__ 4 __GNUC_STDC_INLINE__ 1 __GNUC_MINOR__ 7 __GNUC_PATCHLEVEL__ 0 __VERSION__ "4.7 (EDG gcc mode)" __CHAR16_TYPE__ unsigned short __CHAR32_TYPE__ unsigned int __USER_LABEL_PREFIX__ __CHAR_UNSIGNED__ 1 __WCHAR_UNSIGNED__ 1 __SIZE_TYPE__ unsigned int __PTRDIFF_TYPE__ int __WCHAR_TYPE__ unsigned short __WINT_TYPE__ unsigned short __INTMAX_TYPE__ long long __UINTMAX_TYPE__ unsigned long long __sizeof_int 4 __sizeof_long 4 __sizeof_ptr 4 __ARMCC_VERSION 5060960 __TARGET_CPU_CORTEX_M0 1 __TARGET_FPU_SOFTVFP 1 __TARGET_FPU_SOFTVFP 1 __MICROLIB 1 __UVISION_VERSION 538 _RTE_ 1 _RTE_ 1 __VTOR_PRESENT 1 __CC_ARM 1 __arm 1 __arm__ 1 __TARGET_ARCH_6S_M 1 __TARGET_ARCH_ARM 0 __TARGET_ARCH_THUMB 3 __TARGET_ARCH_A64 0 __TARGET_ARCH_AARCH32 1 __TARGET_PROFILE_M 1 __TARGET_FEATURE_HALFWORD 1 __TARGET_FEATURE_THUMB 1 __TARGET_FEATURE_DMB 1 __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0 __APCS_INTERWORK 1 __thumb 1 __thumb__ 1 __t32__ 1 __OPTIMISE_SPACE 1 __OPTIMIZE_SIZE__ 1 __OPTIMISE_LEVEL 0 __SOFTFP__ 1 O T ö pulse_count pulse_exti_flag , pulse_check_delay_ms_cnt . 4 LP_lose_check_GPIO_Clk_Init . 4 LV_lose_check_GPIO_Clk_Init . 4 UV_lose_check_GPIO_Clk_Init . 4 CV_lose_check_GPIO_Clk_Init - 4 LF_PULSE_INT_GPIO_Clk_Init . 4 LF_PULSE_INT_GPIO_Clk_sleep , 4 Low_Pwr_INT_GPIO_Clk_Init - 4 Low_Pwr_INT_GPIO_Clk_sleep . 4 Under_Pwr_INT_GPIO_Clk_Init / 8 Under_Pwr_INT_GPIO_Clk_sleep 7 @ Close_Valve_Alarm_Line_GPIO_Clk_Init 8 @ Close_Valve_Alarm_Line_GPIO_Clk_sleep / 8 Pulse_And_Alarm_Line_IO_Init ( 0 PulseAndAlarmLineInit ) ¬ PulseAndAlarmLineCheck j % . l m n __stdint_h __ARMCLIB_VERSION 5060044 __INT64 __int64 __INT64_C_SUFFIX__ ll __PASTE2(x,y) x ## y __PASTE(x,y) __PASTE2(x, y) __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__)) __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__)) __LONGLONG long long #__STDINT_DECLS %__CLIBNS ,__CLIBNS sINT8_MIN -128 tINT16_MIN -32768 uINT32_MIN (~0x7fffffff) vINT64_MIN __INT64_C(~0x7fffffffffffffff) yINT8_MAX 127 zINT16_MAX 32767 {INT32_MAX 2147483647 |INT64_MAX __INT64_C(9223372036854775807) UINT8_MAX 255 UINT16_MAX 65535 UINT32_MAX 4294967295u UINT64_MAX __UINT64_C(18446744073709551615) INT_LEAST8_MIN -128 INT_LEAST16_MIN -32768 INT_LEAST32_MIN (~0x7fffffff) INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff) INT_LEAST8_MAX 127 INT_LEAST16_MAX 32767 INT_LEAST32_MAX 2147483647 INT_LEAST64_MAX __INT64_C(9223372036854775807) UINT_LEAST8_MAX 255 UINT_LEAST16_MAX 65535 UINT_LEAST32_MAX 4294967295u UINT_LEAST64_MAX __UINT64_C(18446744073709551615) INT_FAST8_MIN (~0x7fffffff) INT_FAST16_MIN (~0x7fffffff) INT_FAST32_MIN (~0x7fffffff) INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff) ¡INT_FAST8_MAX 2147483647 ¢INT_FAST16_MAX 2147483647 £INT_FAST32_MAX 2147483647 ¤INT_FAST64_MAX __INT64_C(9223372036854775807) §UINT_FAST8_MAX 4294967295u ¨UINT_FAST16_MAX 4294967295u ©UINT_FAST32_MAX 4294967295u ªUINT_FAST64_MAX __UINT64_C(18446744073709551615) ²INTPTR_MIN INT32_MIN ¹INTPTR_MAX INT32_MAX ÀUINTPTR_MAX UINT32_MAX ÆINTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll) ÉINTMAX_MAX __ESCAPE__(9223372036854775807ll) ÌUINTMAX_MAX __ESCAPE__(18446744073709551615ull) ÕPTRDIFF_MIN INT32_MIN ÖPTRDIFF_MAX INT32_MAX ÚSIG_ATOMIC_MIN (~0x7fffffff) ÛSIG_ATOMIC_MAX 2147483647 áSIZE_MAX UINT32_MAX çWCHAR_MIN èWCHAR_MAX îWCHAR_MIN 0 ïWCHAR_MAX 65535 óWINT_MIN (~0x7fffffff) ôWINT_MAX 2147483647 ûINT8_C(x) (x) üINT16_C(x) (x) ýINT32_C(x) (x) þINT64_C(x) __INT64_C(x) UINT8_C(x) (x ## u) UINT16_C(x) (x ## u) UINT32_C(x) (x ## u) UINT64_C(x) __UINT64_C(x) INTMAX_C(x) __ESCAPE__(x ## ll) UINTMAX_C(x) __ESCAPE__(x ## ull) ²__INT64 ³__LONGLONG X O D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ stdint.h t D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdint.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] signed char short int long long unsigned char unsigned short unsigned int unsigned long long Pint8_t § 8 Pint16_t ¶ 9 Pint32_t ¿ : Pint64_t Æ ; Puint8_t Ó > Puint16_t ä ? Puint16_t ä ? Puint32_t ö @ Puint32_t ö @ Puint64_t A Pint_least8_t § G Pint_least16_t ¶ H Pint_least32_t ¿ I Pint_least64_t Æ J Puint_least8_t Ó M Puint_least16_t ä N Puint_least32_t ö O Puint_least64_t P Pint_fast8_t ¿ U Pint_fast16_t ¿ V Pint_fast32_t ¿ W Pint_fast64_t Æ X Puint_fast8_t ö [ Puint_fast16_t ö \ Puint_fast32_t ö ] Puint_fast64_t ^ Pintptr_t ¿ e Puintptr_t ö f Pintmax_t Æ j!Puintmax_t k!Pu8 Ó µ Pu16 ä ¶ Pu32 ö · Puint8 Ó ¹ p q r '__CORE_CMINSTR_H <__NOP __nop D__WFI __wfi L__WFE __wfe S__SEV __sev \__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0) g__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0) r__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0) __REV __rev ©__ROR __ror ´__BKPT(value) __breakpoint(value) Ú__CLZ __clz @ 6 ..\Core\Include\ core_cminstr.h (
|
..\Core\Include\core_cminstr.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ;¨Á9__RBIT $ value a__result \result \s 9 t u v '__CORE_CMFUNC_H @ 5 ..\Core\Include\ core_cmfunc.h
|
..\Core\Include\core_cmfunc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ;¡@__get_CONTROL a__result Y__regControl P <ÚM__set_CONTROL $ control Y__regControl P ;Z__get_IPSR a__result Y__regIPSR P ;Îg__get_APSR a__result Y__regAPSR P ;t__get_xPSR a__result Y__regXPSR P ;Ñ__get_PSP a__result Y__regProcessStackPointer P <__set_PSP $ topOfProcStack Y__regProcessStackPointer P ;à__get_MSP a__result Y__regMainStackPointer P <¦¨__set_MSP $ topOfMainStack Y__regMainStackPointer P ;çµ__get_PRIMASK a__result Y__regPriMask P <¡Â__set_PRIMASK $ priMask Y__regPriMask P x y z __CORE_CM0PLUS_H_GENERIC "@__CM0PLUS_CMSIS_VERSION_MAIN ( 5U) A__CM0PLUS_CMSIS_VERSION_SUB ( 0U) B__CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | __CM0PLUS_CMSIS_VERSION_SUB ) E__CORTEX_M (0U) Q__ASM __asm R__INLINE __inline S__STATIC_INLINE static __inline T__NO_RETURN __declspec(noreturn) U__USED __attribute__((used)) V__WEAK __attribute__((weak)) W__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) __FPU_USED 0U ÆÇÒ__CORE_CM0PLUS_H_DEPENDANT ÿ__I volatile const __O volatile __IO volatile
__IM volatile const __OM volatile __IOM volatile ³APSR_N_Pos 31U ´APSR_N_Msk (1UL << APSR_N_Pos) ¶APSR_Z_Pos 30U ·APSR_Z_Msk (1UL << APSR_Z_Pos) ¹APSR_C_Pos 29U ºAPSR_C_Msk (1UL << APSR_C_Pos) ¼APSR_V_Pos 28U ½APSR_V_Msk (1UL << APSR_V_Pos) ÎIPSR_ISR_Pos 0U ÏIPSR_ISR_Msk (0x1FFUL ) æxPSR_N_Pos 31U çxPSR_N_Msk (1UL << xPSR_N_Pos) éxPSR_Z_Pos 30U êxPSR_Z_Msk (1UL << xPSR_Z_Pos) ìxPSR_C_Pos 29U íxPSR_C_Msk (1UL << xPSR_C_Pos) ïxPSR_V_Pos 28U ðxPSR_V_Msk (1UL << xPSR_V_Pos) òxPSR_T_Pos 24U óxPSR_T_Msk (1UL << xPSR_T_Pos) õxPSR_ISR_Pos 0U öxPSR_ISR_Msk (0x1FFUL ) CONTROL_SPSEL_Pos 1U CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) CONTROL_nPRIV_Pos 0U CONTROL_nPRIV_Msk (1UL ) ÈSCB_CPUID_IMPLEMENTER_Pos 24U ÉSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) ËSCB_CPUID_VARIANT_Pos 20U ÌSCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ÎSCB_CPUID_ARCHITECTURE_Pos 16U ÏSCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) ÑSCB_CPUID_PARTNO_Pos 4U ÒSCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) ÔSCB_CPUID_REVISION_Pos 0U ÕSCB_CPUID_REVISION_Msk (0xFUL ) ØSCB_ICSR_NMIPENDSET_Pos 31U ÙSCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) ÛSCB_ICSR_PENDSVSET_Pos 28U ÜSCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) ÞSCB_ICSR_PENDSVCLR_Pos 27U ßSCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) áSCB_ICSR_PENDSTSET_Pos 26U âSCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) äSCB_ICSR_PENDSTCLR_Pos 25U åSCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) çSCB_ICSR_ISRPREEMPT_Pos 23U èSCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) êSCB_ICSR_ISRPENDING_Pos 22U ëSCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) íSCB_ICSR_VECTPENDING_Pos 12U îSCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) ðSCB_ICSR_VECTACTIVE_Pos 0U ñSCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) õSCB_VTOR_TBLOFF_Pos 8U öSCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) úSCB_AIRCR_VECTKEY_Pos 16U ûSCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) ýSCB_AIRCR_VECTKEYSTAT_Pos 16U þSCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) SCB_AIRCR_ENDIANESS_Pos 15U SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) SCB_AIRCR_SYSRESETREQ_Pos 2U SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) SCB_AIRCR_VECTCLRACTIVE_Pos 1U SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) SCB_SCR_SEVONPEND_Pos 4U SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) SCB_SCR_SLEEPDEEP_Pos 2U SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) SCB_SCR_SLEEPONEXIT_Pos 1U SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) SCB_CCR_STKALIGN_Pos 9U SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) SCB_CCR_UNALIGN_TRP_Pos 3U SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) SCB_SHCSR_SVCALLPENDED_Pos 15U SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) ´SysTick_CTRL_COUNTFLAG_Pos 16U µSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) ·SysTick_CTRL_CLKSOURCE_Pos 2U ¸SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) ºSysTick_CTRL_TICKINT_Pos 1U »SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) ½SysTick_CTRL_ENABLE_Pos 0U ¾SysTick_CTRL_ENABLE_Msk (1UL ) ÁSysTick_LOAD_RELOAD_Pos 0U ÂSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) ÅSysTick_VAL_CURRENT_Pos 0U ÆSysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) ÉSysTick_CALIB_NOREF_Pos 31U ÊSysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ÌSysTick_CALIB_SKEW_Pos 30U ÍSysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) ÏSysTick_CALIB_TENMS_Pos 0U ÐSysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) éMPU_TYPE_IREGION_Pos 16U êMPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ìMPU_TYPE_DREGION_Pos 8U íMPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) ïMPU_TYPE_SEPARATE_Pos 0U ðMPU_TYPE_SEPARATE_Msk (1UL ) óMPU_CTRL_PRIVDEFENA_Pos 2U ôMPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) öMPU_CTRL_HFNMIENA_Pos 1U ÷MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) ùMPU_CTRL_ENABLE_Pos 0U úMPU_CTRL_ENABLE_Msk (1UL ) ýMPU_RNR_REGION_Pos 0U þMPU_RNR_REGION_Msk (0xFFUL ) MPU_RBAR_ADDR_Pos 8U MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) MPU_RBAR_VALID_Pos 4U
MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) MPU_RBAR_REGION_Pos 0U MPU_RBAR_REGION_Msk (0xFUL ) MPU_RASR_ATTRS_Pos 16U MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) MPU_RASR_XN_Pos 28U MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) MPU_RASR_AP_Pos 24U MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) MPU_RASR_TEX_Pos 19U MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) MPU_RASR_S_Pos 18U MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) MPU_RASR_C_Pos 17U MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) MPU_RASR_B_Pos 16U MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) MPU_RASR_SRD_Pos 8U ¡MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) £MPU_RASR_SIZE_Pos 1U ¤MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ¦MPU_RASR_ENABLE_Pos 0U §MPU_RASR_ENABLE_Msk (1UL ) Ä_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) Ì_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) ÙSCS_BASE (0xE000E000UL) ÚSysTick_BASE (SCS_BASE + 0x0010UL) ÛNVIC_BASE (SCS_BASE + 0x0100UL) ÜSCB_BASE (SCS_BASE + 0x0D00UL) ÞSCB ((SCB_Type *) SCB_BASE ) ßSysTick ((SysTick_Type *) SysTick_BASE ) àNVIC ((NVIC_Type *) NVIC_BASE ) ãMPU_BASE (SCS_BASE + 0x0D90UL) äMPU ((MPU_Type *) MPU_BASE ) _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) ..\Core\Include\ D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ core_cm0plus.h stdint.h core_cminstr.h core_cmfunc.h Ð
|
..\Core\Include\core_cm0plus.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *¶!_reserved0 # !V # !C # !Z # !N # SÉ b â w PAPSR_Type 6°*!ISR # !_reserved0 # S b [ w PIPSR_Type Ë*µ!ISR # !_reserved0 # !T # !_reserved1 # !V # !C # !Z # !N # SÈ b ¬ w PxPSR_Type 5ã*!nPRIV # !SPSEL # !_reserved1 # S b Z w PCONTROL_Type
* Ð ISER Ç# ç RESERVED0 Ü# ICER ø# RSERVED1 #³Â ISPR *#Ë RESERVED2 @#æ ICPR ]#þ RESERVED3 s# ? RESERVED4 #¶Â IP # t PNVIC_Type §*Û( CPUID a# ICSR Â# VTOR Â# AIRCR Â# SCR Â# CCR Â# RESERVED1 # SHP 9# SHCSR Â#$ t[PSCB_Type ÚÅ*« CTRL Â# LOAD Â# VAL Â# CALIB a# PSysTick_Type v±*
|
TYPE a# CTRL Â# RNR Â# RBAR Â# RASR Â# PMPU_Type Àæ<´
|
NVIC_EnableIRQ $J IRQn <Ø
|
NVIC_DisableIRQ $J IRQn ; NVIC_GetPendingIRQ $J IRQn a__result <» ÀNVIC_SetPendingIRQ $J IRQn <ä ÏNVIC_ClearPendingIRQ $J IRQn < áNVIC_SetPriority $J IRQn $ priority ;Ò ùNVIC_GetPriority $J IRQn a__result <ì NVIC_SystemReset ; ¬SCB_GetFPUType a__result ;Ò ËSysTick_Config $ ticks a__result | } ~ __stdio_h __ARMCLIB_VERSION 5060044 "_ARMABI __declspec(__nothrow) %__STDIO_DECLS '__CLIBNS -__CLIBNS <NULL =NULL 0 g_SYS_OPEN 16 ¥stdin (&__CLIBNS __stdin) §stdout (&__CLIBNS __stdout) ©stderr (&__CLIBNS __stderr) ¬_IOFBF 0x100 _IOLBF 0x200 ®_IONBF 0x400 ±BUFSIZ (512) ³FOPEN_MAX _SYS_OPEN ¹FILENAME_MAX 256 ¾L_tmpnam FILENAME_MAX ÄTMP_MAX 256 ÌEOF (-1) ÒSEEK_SET 0 ÓSEEK_CUR 1 ÔSEEK_END 2 Ú_IOBIN 0x04 Ü__STDIN_BUFSIZ (64) Ý__STDOUT_BUFSIZ (64) Þ__STDERR_BUFSIZ (16) ¿getchar() getc(stdin) àputchar(c) putc(c, stdout) X N D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ stdio.h Ô D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdio.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] unsigned int unsigned long long Psize_t ¦ 5P__va_list A F * __state1 ¦ # __state2 ¦ # )Å__fpos_t_struct __pos ¶ # __mbstate í # Pfpos_t a-__FILE PFILE Slq__stdin [q__stdout [q__stderr ["[q__aeabi_stdin q__aeabi_stdout q__aeabi_stderr l Ø g __stdin u __stdout __stderr __aeabi_stdin « __aeabi_stdout À __aeabi_stderr $FM33A0XXEV_H .__RCHF_INITIAL_CLOCK (8000000) /__RCMF_CLOCK (2000000) 0__RCLP_CLOCK (32000) 1__XTLF_CLOCK (32768) n__CM0_REV 0x0100 o__MPU_PRESENT 1 p__VTOR_PRESENT 1 q__NVIC_PRIO_BITS 2 r__Vendor_SysTickConfig 0 uv¿FLASH_BASE (( uint32_t)0x00000000) ÀSRAM_BASE (( uint32_t)0x20000000) ÁPERIPH_BASE (( uint32_t)0x40000000) ÊPMU_BASE (PERIPH_BASE +0x00002000) ËDBG_BASE (PERIPH_BASE +0x00000000) ÌFLS_BASE (PERIPH_BASE +0x00001000) ÍRMU_BASE (PERIPH_BASE +0x00002800) ÎIWDT_BASE (PERIPH_BASE +0x00011400) ÏWWDT_BASE (PERIPH_BASE +0x00011800) ÐCMU_BASE (PERIPH_BASE +0x00002400) ÑCDIF_BASE (PERIPH_BASE +0x0001E000) ÒVRTC_BASE (PERIPH_BASE +0x0001F800) ÓSVD_BASE (PERIPH_BASE +0x00012800) ÔAES_BASE (PERIPH_BASE +0x00013800) ÕPAE_BASE (PERIPH_BASE +0x00001400) ÖHASH_BASE (PERIPH_BASE +0x00001800) ×RNG_BASE (PERIPH_BASE +0x00013C00) ØCOMP_BASE (PERIPH_BASE +0x00015400) ÙI2C0_BASE (PERIPH_BASE +0x00012400) ÚI2C1_BASE (PERIPH_BASE +0x00015000) ÛUARTIR_BASE (PERIPH_BASE +0x00017C00) ÜUART0_BASE (PERIPH_BASE +0x00012000) ÝUART1_BASE (PERIPH_BASE +0x00016800) ÞUART2_BASE (PERIPH_BASE +0x00016C00) ßUART3_BASE (PERIPH_BASE +0x00017000) àUART4_BASE (PERIPH_BASE +0x00017400) áUART5_BASE (PERIPH_BASE +0x00017800) âLPUART0_BASE (PERIPH_BASE +0x00014000) ãLPUART1_BASE (PERIPH_BASE +0x00014400) äSPI0_BASE (PERIPH_BASE +0x00010400) åSPI1_BASE (PERIPH_BASE +0x00010800) æSPI2_BASE (PERIPH_BASE +0x00014800) çSPI3_BASE (PERIPH_BASE +0x00014C00) èSPI4_BASE (PERIPH_BASE +0x00016400) éU7816_BASE (PERIPH_BASE +0x00011C00) êQSPI_BASE (PERIPH_BASE +0x00000800) ëDMA_BASE (PERIPH_BASE +0x00000400) ìCRC_BASE (PERIPH_BASE +0x00010000) íBT1_BASE (PERIPH_BASE +0x00013000) îBT2_BASE (PERIPH_BASE +0x00013044) ïET1_BASE (PERIPH_BASE +0x00013090) ðET2_BASE (PERIPH_BASE +0x000130B0) ñET3_BASE (PERIPH_BASE +0x000130D0) òET4_BASE (PERIPH_BASE +0x000130F0) óETCNT_BASE (PERIPH_BASE +0x00013110) ôBSTIM_BASE (PERIPH_BASE +0x00016000) õLPTIM_BASE (PERIPH_BASE +0x00013400) öRTC_BASE (PERIPH_BASE +0x00011000) ÷LCD_BASE (PERIPH_BASE +0x00010C00) øADC_BASE (PERIPH_BASE +0x0001FA00) ùCIC_BASE (PERIPH_BASE +0x00015C00) úGPIOA_BASE (PERIPH_BASE +0x00000C00) ûGPIOB_BASE (PERIPH_BASE +0x00000C40) üGPIOC_BASE (PERIPH_BASE +0x00000C80) ýGPIOD_BASE (PERIPH_BASE +0x00000CC0) þGPIOE_BASE (PERIPH_BASE +0x00000D00) ÿGPIOF_BASE (PERIPH_BASE +0x00000D40) GPIOG_BASE (PERIPH_BASE +0x00000D80) GPIOH_BASE (PERIPH_BASE +0x0001FC00) GPIO_BASE (PERIPH_BASE +0x00000DC0) PMU ((PMU_Type *) PMU_BASE ) DBG ((DBG_Type *) DBG_BASE ) FLS ((FLS_Type *) FLS_BASE ) RMU ((RMU_Type *) RMU_BASE ) IWDT ((IWDT_Type *) IWDT_BASE ) WWDT ((WWDT_Type *) WWDT_BASE ) CMU ((CMU_Type *) CMU_BASE ) CDIF ((CDIF_Type *) CDIF_BASE ) VRTC ((VRTC_Type *) VRTC_BASE ) SVD ((SVD_Type *) SVD_BASE ) AES ((AES_Type *) AES_BASE ) PAE ((PAE_Type *) PAE_BASE ) HASH ((HASH_Type *) HASH_BASE ) RNG ((RNG_Type *) RNG_BASE ) COMP ((COMP_Type *) COMP_BASE ) I2C0 ((I2C_Type *) I2C0_BASE ) I2C1 ((I2C_Type *) I2C1_BASE ) UARTIR ((UARTIR_Type *) UARTIR_BASE ) UART0 ((UART_Type *) UART0_BASE ) UART1 ((UART_Type *) UART1_BASE ) UART2 ((UART_Type *) UART2_BASE ) UART3 ((UART_Type *) UART3_BASE ) UART4 ((UART_Type *) UART4_BASE ) UART5 ((UART_Type *) UART5_BASE ) LPUART0 ((LPUART_Type *) LPUART0_BASE ) ¡LPUART1 ((LPUART_Type *) LPUART1_BASE ) ¢SPI0 ((SPI_Type *) SPI0_BASE ) £SPI1 ((SPI_Type *) SPI1_BASE ) ¤SPI2 ((SPI_Type *) SPI2_BASE ) ¥SPI3 ((SPI_Type *) SPI3_BASE ) ¦SPI4 ((SPI_Type *) SPI4_BASE ) §U7816 ((U7816_Type *) U7816_BASE ) ¨QSPI ((QSPI_Type *) QSPI_BASE ) ©DMA ((DMA_Type *) DMA_BASE ) ªCRC ((CRC_Type *) CRC_BASE ) «BT1 ((BT_Type *) BT1_BASE ) ¬BT2 ((BT_Type *) BT2_BASE ) ET1 ((ET_Type *) ET1_BASE ) ®ET2 ((ET_Type *) ET2_BASE ) ¯ET3 ((ET_Type *) ET3_BASE ) °ET4 ((ET_Type *) ET4_BASE ) ±ETCNT ((ETCNT_Type *) ETCNT_BASE ) ²BSTIM ((BSTIM_Type *) BSTIM_BASE ) ³LPTIM ((LPTIM_Type *) LPTIM_BASE ) ´RTC ((RTC_Type *) RTC_BASE ) µLCD ((LCD_Type *) LCD_BASE ) ¶ADC ((ADC_Type *) ADC_BASE ) ·CIC ((CIC_Type *) CIC_BASE ) ¸GPIOA ((GPIO_Type *) GPIOA_BASE ) ¹GPIOB ((GPIO_Type *) GPIOB_BASE ) ºGPIOC ((GPIO_Type *) GPIOC_BASE ) »GPIOD ((GPIO_Type *) GPIOD_BASE ) ¼GPIOE ((GPIO_Type *) GPIOE_BASE ) ½GPIOF ((GPIO_Type *) GPIOF_BASE ) ¾GPIOG ((GPIO_Type *) GPIOG_BASE ) ¿GPIOH ((GPIOH_Type *) GPIOH_BASE ) ÀGPIO ((GPIO_COMMON_Type *) GPIO_BASE ) h ] ..\Core\Include\ FM33A0XXEV.h core_cm0plus.h system_FM33A0XXEV.h Ð
|
..\Core\Include\FM33A0XXEV.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM õRESET SET PFlagStatus à *(PITStatus à *4±DISABLE ENABLE PFunState +/ÖFAIL PASS PErrorStatus A,'ÊReset_IRQn qNMI_IRQn rHardFault_IRQn sSVC_IRQn {PendSV_IRQn ~SysTick_IRQn WWDT_IRQn SVD_IRQn RTC_IRQn FLASH_IRQn CMU_IRQn ADC_IRQn SPI0_IRQn SPI1_IRQn SPI2_IRQn UART0_IRQn UART1_IRQn
|
UART2_IRQn UART3_IRQn UART4_IRQn UART5_IRQn U7816_IRQn LPUART0_IRQn I2Cx_IRQn RSV_IRQn CRYPTO_IRQn LPTIM_IRQn DMA_IRQn WKUPx_IRQn COMP_IRQn BTx_IRQn QSPI_IRQn ETx_IRQn BSTIM_IRQn SPI3_IRQn SPI4_IRQn GPIO_IRQn LPUART1_IRQn PIRQn_Type ib* CR # WKTR # WKFR # IER # ISR # t PPMU_Type [*Ö RSV1 # CR # HDFR # PDBG_Type ¯¨*¤ X RDCR # PFCR # OPTBR ª# RSV1 # EPCR # KEY # IER # ISR # Û RSV2 R#$ ACLOCK1 #H ACLOCK2 #L ACLOCK3 #P ACLOCK4 #T t¤PFLS_Type ç¾*Á
|
$ PDRCR # BORCR # RSTCFGR # SOFTRST # RSR # PRSTEN # AHBRST # APBRST1 # APBRST2 # PRMU_Type ¿Ð*û
|
SERV # CFGR # CNTR ª# PIWDT_Type RÜ*Ö CR # CFGR # CNTR ª# IER # ISR # PSCR ª# PWWDT_Type ë*± 8 SYSCLKCR # RCHFCR # RCHFTR # PLLLCR # PLLHCR # XTHFCR # IER # ISR # PCLKCR1 # PCLKCR2 #$ PCLKCR3 #( PCLKCR4 #, OPCCR1 #0 OPCCR2 #4 PCMU_Type è*Ý CR # PSCR # PCDIF_Type Â*÷0 PDRCR # RSV1 # RCMFCR # RCLPCR # RCLPTR # XTLFCR # ADCCR #$ LFDIER #( LFDISR #, PVRTC_Type ï*Å CFGR # CR # IER # ISR # VSR # PSVD_Type ¬*ÉT CR # IER # ISR # DIR # DOR ª# KEY0 # KEY1 # KEY2 # KEY3 # KEY4 #$ KEY5 #( KEY6 #, KEY7 #0 IVR0 #4 IVR1 #8 IVR2 #< IVR3 #@ H0 #D H1 #H H2 #L H3 #P PAES_Type ÖÊ*À CSR # MLR # MPR # M0CFG # M1CFG # M2CFG # M3CFG # WORD # PPAE_Type ÚÛ*ì CSR # DTR # PHASH_Type Q æ*â CR # DOR ª# RSV1 # SR # CRC_CR # CRC_DIR # CRC_SR # PRNG_Type ~ ö*¯ CR1 # CR2 # ICR # ISR # PCR # PCOMP_Type ó *ª$ CFGR # CR # IER # ISR # SR # BRG # BUF # TIMING # TO # PI2C_Type A
|
*Ê CR # PUARTIR_Type »
|
*µ CSR # IER # ISR # TODR # RXBUF ª# TXBUF # BGR # PUART_Type Þ
|
°* CSR # IER # ISR # BMR # RXBUF # TXBUF # DMR # PLPUART_Type G À* CR1 # CR2 # CR3 # IER # ISR # TXBUF # RXBUF ª# PSPI_Type ± Ð*$ CR # FFR # EGTR # PSC # BGR # RXBUF ª# TXBUF # IER # ISR # PU7816_Type â*¤0 CR # CFG # SR # DATALEN # CCR # ADDR # ABR # DR # SMSK # SMAT #$ PITV #( TO #, PQSPI_Type ÷* ¸ GCR # CH0CR # CH0MAR # CH1CR # CH1MAR # CH2CR # CH2MAR # CH3CR # CH3MAR # CH4CR #$ CH4MAR #( CH5CR #, CH5MAR #0 CH6CR #4 CH6MAR #8 CH7CR #< CH7MAR #@ CH8CR #D CH8MAR #H CH9CR #L CH9MAR #P CH10CR #T CH10MAR #X CH11CR #\ CH11FAR #` CH11RAR #d ISR #h± $ RSV1 ¨#l CH0CSR # CH0MASR # CH1CSR # CH1MASR # CH2CSR # CH2MASR # CH3CSR # CH3MASR # CH4CSR # CH4MASR #¤ CH5CSR #¨ CH5MASR #¬ CH6CSR #° CH6MASR #´ PDMA_Type 6 ª*ù DR # CR # LFSR # XOR # à RSV1 ×# POLY # PCRC_Type ¨¹*à!D CR1 # CR2 # CFGR1 # CFGR2 # PRES # LOADCR # CNTL ª# CNTH ª# PRESET # LOADL #$ LOADH #( CMPL #, CMPH #0 OUTCNT #4 OCR #8 IER #< ISR #@ PBT_Type
|
Ó*Ò" CR # INSR # PSCR1 # PSCR2 # IVR # CMPR # IER # ISR # PET_Type ðä*# CNT1 # CNT2 # CNT3 # CNT4 # PETCNT_Type bï*ª$0 CR1 # CR2 # RSV1 # IER # ISR # EGR #ú# RSV2 ñ# CNTR #$ PSCR #( ARR #, PBSTIM_Type ª*Í%0 CFGR # CNTR ª# CCSR # ARR # IER # ISR # CR # RSV1 # CCR1 # CCR2 #$ CCR3 #( CCR4 #, PLPTIM_Type =*( WER # IER # ISR # BCDSEC # BCDMIN # BCDHOUR # BCDDATE # BCDWEEK # BCDMONTH # BCDYEAR #$ ALARM #( TMSEL #, ADJUST #0 ADSIGN #4 VCAL #8 MSCNT #< CALSTEP #@ ADCNT ª#D SSR ª#H SSA #L DTR #P( RSV1 ú#T CR #| PRTC_Type à¶*á*` CR # TEST # FCR # FLKT # RSV1 # IER # ISR #) RSV2 ~# DATA0 #$ DATA1 #( DATA2 #, DATA3 #0 DATA4 #4 DATA5 #8 DATA6 #< DATA7 #@ DATA8 #D DATA9 #H* RSV3 #L COMEN #P SEGEN0 #T SEGEN1 #X BSTCR #\ PLCD_Type +Õ*®+ CR # TRIM # DR ª# ISR # CFGR # PADC_Type rã*ù+ DR ª# OS # USDR ª# CR # ISR # PCIC_Type ¿ñ*-, INEN # PUEN # ODEN # FCR # DO # DSET # DRST # DIN ª# DFS # RSV #$ ANEN #( PGPIO_Type
|
*Ü- INEN # PUEN # FCR # DO # DIN # PGPIOH_Type *¶/Ä EXTISEL0 # EXTISEL1 # EXTIEDS0 # EXTIEDS1 # EXTIDF # EXTIISR # EXTIDI ª#è. RSV1 _# FOUTSEL #@ IOMCR #D/= RSV2 #H PINWKEN #À PGPIO_COMMON_Type ï¦
(SYSTEM_FM33A0XXEV_H 234O__SYSTEM_CLOCK (8000000) PDELAY_US (__SYSTEM_CLOCK/1000000) QDELAY_MS (__SYSTEM_CLOCK/1000) TDo_DelayStart() { uint32_t LastTick = SysTick->VAL; do { WWhile_DelayMsEnd(Count) }while(((LastTick - SysTick->VAL)&0xFFFFFF)<DELAY_MS*Count); } ZWhile_DelayUsEnd(Count) }while(((LastTick - SysTick->VAL)&0xFFFFFF)<DELAY_US*Count); } ..\Core\Include\ D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ system_FM33A0XXEV.h stdint.h stdio.h FM33A0XXEV.h
|
..\Core\Include\system_FM33A0XXEV.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM qSystemCoreClock " ç SystemCoreClock __FM33A0XXEV_AES_H )AES_CR_KEYLEN_Pos 13 /AES_CR_KEYLEN_Msk (0x3U << AES_CR_KEYLEN_Pos) 0AES_CR_KEYLEN_128BIT (0x0U << AES_CR_KEYLEN_Pos) 1AES_CR_KEYLEN_192BIT (0x1U << AES_CR_KEYLEN_Pos) 2AES_CR_KEYLEN_256BIT (0x2U << AES_CR_KEYLEN_Pos) 3AES_CR_KEYLEN_ (0x3U << AES_CR_KEYLEN_Pos) 5AES_CR_DMAOEN_Pos 12 :AES_CR_DMAOEN_Msk (0x1U << AES_CR_DMAOEN_Pos) =AES_CR_DMAIEN_Pos 11 BAES_CR_DMAIEN_Msk (0x1U << AES_CR_DMAIEN_Pos) EAES_CR_CHMOD_Pos 5 KAES_CR_CHMOD_Msk (0x3U << AES_CR_CHMOD_Pos) LAES_CR_CHMOD_ECB (0x0U << AES_CR_CHMOD_Pos) MAES_CR_CHMOD_CBC (0x1U << AES_CR_CHMOD_Pos) NAES_CR_CHMOD_CTR (0x2U << AES_CR_CHMOD_Pos) OAES_CR_CHMOD_MULTH (0x3U << AES_CR_CHMOD_Pos) QAES_CR_MODE_Pos 3 XAES_CR_MODE_Msk (0x3U << AES_CR_MODE_Pos) YAES_CR_MODE_ENCRYPT (0x0U << AES_CR_MODE_Pos) ZAES_CR_MODE_KEYEXP (0x1U << AES_CR_MODE_Pos) [AES_CR_MODE_DECRYPT (0x2U << AES_CR_MODE_Pos) \AES_CR_MODE_KEYEXPDECRYPT (0x3U << AES_CR_MODE_Pos) ^AES_CR_DATATYP_Pos 1 dAES_CR_DATATYP_Msk (0x3U << AES_CR_DATATYP_Pos) eAES_CR_DATATYP_32BITNOEX (0x0U << AES_CR_DATATYP_Pos) fAES_CR_DATATYP_16BITEX (0x1U << AES_CR_DATATYP_Pos) gAES_CR_DATATYP_8BITEX (0x2U << AES_CR_DATATYP_Pos) hAES_CR_DATATYP_1BITEX (0x3U << AES_CR_DATATYP_Pos) jAES_CR_EN_Pos 0 oAES_CR_EN_Msk (0x1U << AES_CR_EN_Pos) sAES_IER_WRERR_IE_Pos 2 tAES_IER_WRERR_IE_Msk (0x1U << AES_IER_WRERR_IE_Pos) vAES_IER_RDERR_IE_Pos 1 wAES_IER_RDERR_IE_Msk (0x1U << AES_IER_RDERR_IE_Pos) yAES_IER_CCF_IE_Pos 0 zAES_IER_CCF_IE_Msk (0x1U << AES_IER_CCF_IE_Pos) |AES_DIR_DIN_Pos 0 AES_DIR_DIN_Msk (0xffffffffU << AES_DIR_DIN_Pos) AES_DOR_DOUT_Pos 0 AES_DOR_DOUT_Msk (0xffffffffU << AES_DOR_DOUT_Pos) AES_KEY0_KEYx_Pos 0 AES_KEY0_KEYx_Msk (0xffffffffU << AES_KEY0_KEYx_Pos) AES_KEY1_KEYx_Pos 0 AES_KEY1_KEYx_Msk (0xffffffffU << AES_KEY1_KEYx_Pos) AES_KEY2_KEYx_Pos 0 AES_KEY2_KEYx_Msk (0xffffffffU << AES_KEY2_KEYx_Pos) AES_KEY3_KEYx_Pos 0 AES_KEY3_KEYx_Msk (0xffffffffU << AES_KEY3_KEYx_Pos) AES_KEY4_KEYx_Pos 0 AES_KEY4_KEYx_Msk (0xffffffffU << AES_KEY4_KEYx_Pos) AES_KEY5_KEYx_Pos 0 AES_KEY5_KEYx_Msk (0xffffffffU << AES_KEY5_KEYx_Pos) ¢AES_KEY6_KEYx_Pos 0 ¤AES_KEY6_KEYx_Msk (0xffffffffU << AES_KEY6_KEYx_Pos) ¦AES_KEY7_KEYx_Pos 0 ¨AES_KEY7_KEYx_Msk (0xffffffffU << AES_KEY7_KEYx_Pos) ªAES_IVR0_IVRx_Pos 0 ¬AES_IVR0_IVRx_Msk (0xffffffffU << AES_IVR0_IVRx_Pos) ®AES_IVR1_IVRx_Pos 0 °AES_IVR1_IVRx_Msk (0xffffffffU << AES_IVR1_IVRx_Pos) ²AES_IVR2_IVRx_Pos 0 ´AES_IVR2_IVRx_Msk (0xffffffffU << AES_IVR2_IVRx_Pos) ¶AES_IVR3_IVRx_Pos 0 ¸AES_IVR3_IVRx_Msk (0xffffffffU << AES_IVR3_IVRx_Pos) ºAES_H0_Hx_Pos 0 ¼AES_H0_Hx_Msk (0xffffffffU << AES_H0_Hx_Pos) ¾AES_H1_Hx_Pos 0 ÀAES_H1_Hx_Msk (0xffffffffU << AES_H1_Hx_Pos) ÂAES_H2_Hx_Pos 0 ÄAES_H2_Hx_Msk (0xffffffffU << AES_H2_Hx_Pos) ÆAES_H3_Hx_Pos 0 ÈAES_H3_Hx_Msk (0xffffffffU << AES_H3_Hx_Pos) ÊAES_ISR_WRERR_Pos 2 ËAES_ISR_WRERR_Msk (0x1U << AES_ISR_WRERR_Pos) ÍAES_ISR_RDERR_Pos 1 ÎAES_ISR_RDERR_Msk (0x1U << AES_ISR_RDERR_Pos) ÐAES_ISR_CCF_Pos 0 ÓAES_ISR_CCF_Msk (0x1U << AES_ISR_CCF_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_aes.h FM33A0XXEV.h
|
..\Drivers\fm33a0xxev_aes.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM * KEYLEN # CHMOD # MODE # DATATYP # DMAOEN 1 # DMAIEN 1 # WERRIE 1 # RERRIE 1 # CCFIE 1 # AESEN 1 # PAES_InitTypeDef ß ' __FM33A0XXEV_ADC_H ADC_CR_ADC_IE_Pos 7 ADC_CR_ADC_IE_Msk (0x1U << ADC_CR_ADC_IE_Pos) ADC_CR_ACC_IE_Pos 6 ADC_CR_ACC_IE_Msk (0x1U << ADC_CR_ACC_IE_Pos) ADC_CR_HPEN_Pos 3 "ADC_CR_HPEN_Msk (0x1U << ADC_CR_HPEN_Pos) #ADC_CR_HPEN_1MHZ (0x0U << ADC_CR_HPEN_Pos) $ADC_CR_HPEN_2MHZ (0x1U << ADC_CR_HPEN_Pos) &ADC_CR_MODE_Pos 2 )ADC_CR_MODE_Msk (0x1U << ADC_CR_MODE_Pos) *ADC_CR_MODE_INNER (0x0U << ADC_CR_MODE_Pos) +ADC_CR_MODE_EXTERNAL (0x1U << ADC_CR_MODE_Pos) -ADC_CR_RSTCTRL_EN_Pos 1 0ADC_CR_RSTCTRL_EN_Msk (0x1U << ADC_CR_RSTCTRL_EN_Pos) 4ADC_CR_EN_Pos 0 9ADC_CR_EN_Msk (0x1U << ADC_CR_EN_Pos) >ADC_TRIM_ADC_TRIM_Pos 0 AADC_TRIM_ADC_TRIM_Msk (0x7ffU << ADC_TRIM_ADC_TRIM_Pos) CADC_DR_ADC_DATA_Pos 0 FADC_DR_ADC_DATA_Msk (0xffffU << ADC_DR_ADC_DATA_Pos) HADC_ISR_INIT_RDY_Pos 9 MADC_ISR_INIT_RDY_Msk (0x1U << ADC_ISR_INIT_RDY_Pos) OADC_ISR_ACC_IF_Pos 8 PADC_ISR_ACC_IF_Msk (0x1U << ADC_ISR_ACC_IF_Pos) RADC_ISR_ADC_DONE_Pos 1 TADC_ISR_ADC_DONE_Msk (0x1U << ADC_ISR_ADC_DONE_Pos) VADC_ISR_ADC_IF_Pos 0 WADC_ISR_ADC_IF_Msk (0x1U << ADC_ISR_ADC_IF_Pos) YADC_CFGR_ACC_PERIOD_Pos 16 `ADC_CFGR_ACC_PERIOD_Msk (0x7U << ADC_CFGR_ACC_PERIOD_Pos) aADC_CFGR_ACC_PERIOD_10BITS (0x0U << ADC_CFGR_ACC_PERIOD_Pos) bADC_CFGR_ACC_PERIOD_11BITS (0x1U << ADC_CFGR_ACC_PERIOD_Pos) cADC_CFGR_ACC_PERIOD_12BITS (0x2U << ADC_CFGR_ACC_PERIOD_Pos) dADC_CFGR_ACC_PERIOD_13BITS (0x3U << ADC_CFGR_ACC_PERIOD_Pos) eADC_CFGR_ACC_PERIOD_14BITS (0x4U << ADC_CFGR_ACC_PERIOD_Pos) gADC_CFGR_RST_CTRL_DELAY_Pos 8 lADC_CFGR_RST_CTRL_DELAY_Msk (0xffU << ADC_CFGR_RST_CTRL_DELAY_Pos) nADC_CFGR_BUFEN_Pos 5 oADC_CFGR_BUFEN_Msk (0x1U << ADC_CFGR_BUFEN_Pos) qADC_CFGR_BUFSEL_Pos 0 ADC_CFGR_BUFSEL_Msk (0xfU << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN1 (0x1U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN2 (0x2U << ADC_CFGR_BUFSEL_Pos)
ADC_CFGR_BUFSEL_ADC_IN3 (0x3U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN4 (0x4U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN5 (0x5U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN6 (0x6U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN7 (0x7U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN8 (0x8U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN9 (0x9U << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN10 (0xaU << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN11 (0xbU << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_ADC_IN12 (0xcU << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_VBAT (0xeU << ADC_CFGR_BUFSEL_Pos) ADC_CFGR_BUFSEL_TS (0xfU << ADC_CFGR_BUFSEL_Pos) CIC_DR_ADC_CIC_DATA_Pos 0 CIC_DR_ADC_CIC_DATA_Msk (0xffffffU << CIC_DR_ADC_CIC_DATA_Pos) CIC_OS_ADC_CIC_OS_Pos 0 CIC_OS_ADC_CIC_OS_Msk (0xffffffU << CIC_OS_ADC_CIC_OS_Pos) CIC_USDR_ADC_CIC_USDR_Pos 0 CIC_USDR_ADC_CIC_USDR_Msk (0xffffffU << CIC_USDR_ADC_CIC_USDR_Pos) CIC_CR_CIC_EN_Pos 31 CIC_CR_CIC_EN_Msk (0x1U << CIC_CR_CIC_EN_Pos) ¢CIC_CR_NS_DISC_Pos 8 ¥CIC_CR_NS_DISC_Msk (0xffU << CIC_CR_NS_DISC_Pos) §CIC_CR_OVR_IE_Pos 7 ªCIC_CR_OVR_IE_Msk (0x1U << CIC_CR_OVR_IE_Pos) ®CIC_CR_CIC_IE_Pos 6 ±CIC_CR_CIC_IE_Msk (0x1U << CIC_CR_CIC_IE_Pos) µCIC_CR_TRUNC_Pos 3 ·CIC_CR_TRUNC_Msk (0x7U << CIC_CR_TRUNC_Pos) ¹CIC_CR_OSR_Pos 0 ÂCIC_CR_OSR_Msk (0x7U << CIC_CR_OSR_Pos) ÃCIC_CR_OSR_X8 (0x0U << CIC_CR_OSR_Pos) ÄCIC_CR_OSR_X16 (0x1U << CIC_CR_OSR_Pos) ÅCIC_CR_OSR_X32 (0x2U << CIC_CR_OSR_Pos) ÆCIC_CR_OSR_X64 (0x3U << CIC_CR_OSR_Pos) ÇCIC_CR_OSR_X128 (0x4U << CIC_CR_OSR_Pos) ÈCIC_CR_OSR_X256 (0x5U << CIC_CR_OSR_Pos) ÉCIC_CR_OSR_X512 (0x6U << CIC_CR_OSR_Pos) ÊCIC_CR_OSR_X1024 (0x7U << CIC_CR_OSR_Pos) ÌCIC_ISR_CIC_OVR_Pos 1 ÍCIC_ISR_CIC_OVR_Msk (0x1U << CIC_ISR_CIC_OVR_Pos) ÏCIC_ISR_CIC_IF_Pos 0 ÐCIC_ISR_CIC_IF_Msk (0x1U << CIC_ISR_CIC_IF_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_adc.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_adc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __FM33A0XXEV_BSTIM_H BSTIM_CR1_ARPE_Pos 7 BSTIM_CR1_ARPE_Msk (0x1U << BSTIM_CR1_ARPE_Pos) BSTIM_CR1_OPM_Pos 3 #BSTIM_CR1_OPM_Msk (0x1U << BSTIM_CR1_OPM_Pos) $BSTIM_CR1_OPM_CONTINUE (0x0U << BSTIM_CR1_OPM_Pos) %BSTIM_CR1_OPM_STOP (0x1U << BSTIM_CR1_OPM_Pos) 'BSTIM_CR1_URS_Pos 2 -BSTIM_CR1_URS_Msk (0x1U << BSTIM_CR1_URS_Pos) .BSTIM_CR1_URS_ALL (0x0U << BSTIM_CR1_URS_Pos) /BSTIM_CR1_URS_COUNT (0x1U << BSTIM_CR1_URS_Pos) 1BSTIM_CR1_UDIS_Pos 1 7BSTIM_CR1_UDIS_Msk (0x1U << BSTIM_CR1_UDIS_Pos) ;BSTIM_CR1_CEN_Pos 0 ?BSTIM_CR1_CEN_Msk (0x1U << BSTIM_CR1_CEN_Pos) DBSTIM_CR2_MMS_Pos 4 KBSTIM_CR2_MMS_Msk (0x7U << BSTIM_CR2_MMS_Pos) MBSTIM_IER_UIE_Pos 0 PBSTIM_IER_UIE_Msk (0x1U << BSTIM_IER_UIE_Pos) TBSTIM_ISR_UIF_Pos 0 YBSTIM_ISR_UIF_Msk (0x1U << BSTIM_ISR_UIF_Pos) [BSTIM_EGR_UG_Pos 0 ]BSTIM_EGR_UG_Msk (0x1U << BSTIM_EGR_UG_Pos) _BSTIM_CNTR_CNT_Pos 0 `BSTIM_CNTR_CNT_Msk (0xffffffffU << BSTIM_CNTR_CNT_Pos) bBSTIM_PSCR_PSC_Pos 0 eBSTIM_PSCR_PSC_Msk (0xffffffffU << BSTIM_PSCR_PSC_Pos) gBSTIM_ARR_ARR_Pos 0 iBSTIM_ARR_ARR_Msk (0xffffffffU << BSTIM_ARR_ARR_Pos) ` V ..\Drivers\ ..\Core\Include\ fm33a0xxev_bstim.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_bstim.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __FM33A0XXEV_COMP_H COMP_CR1_DFLEN_Pos 19 COMP_CR1_DFLEN_Msk (0x1fU << COMP_CR1_DFLEN_Pos) COMP_CR1_DFLEN_X3 (0x2U << COMP_CR1_DFLEN_Pos) COMP_CR1_DFLEN_X32 (0x1fU << COMP_CR1_DFLEN_Pos) !COMP_CR1_WINMODE_Pos 18 $COMP_CR1_WINMODE_Msk (0x1U << COMP_CR1_WINMODE_Pos) (COMP_CR1_POLAR_Pos 17 +COMP_CR1_POLAR_Msk (0x1U << COMP_CR1_POLAR_Pos) ,COMP_CR1_POLAR_POS (0x0U << COMP_CR1_POLAR_Pos) -COMP_CR1_POLAR_NEG (0x1U << COMP_CR1_POLAR_Pos) /COMP_CR1_DFEN_Pos 16 2COMP_CR1_DFEN_Msk (0x1U << COMP_CR1_DFEN_Pos) 6COMP_CR1_CMP1OR_Pos 9 7COMP_CR1_CMP1OR_Msk (0x1U << COMP_CR1_CMP1OR_Pos) 9COMP_CR1_CMP1OF_Pos 8 :COMP_CR1_CMP1OF_Msk (0x1U << COMP_CR1_CMP1OF_Pos) <COMP_CR1_V1NSEL_Pos 4 ECOMP_CR1_V1NSEL_Msk (0x7U << COMP_CR1_V1NSEL_Pos) FCOMP_CR1_V1NSEL_COMP1_INN1 (0x0U << COMP_CR1_V1NSEL_Pos) GCOMP_CR1_V1NSEL_COMP1_INN2 (0x1U << COMP_CR1_V1NSEL_Pos) HCOMP_CR1_V1NSEL_VREF (0x2U << COMP_CR1_V1NSEL_Pos) ICOMP_CR1_V1NSEL_3_4_VREF (0x3U << COMP_CR1_V1NSEL_Pos) JCOMP_CR1_V1NSEL_1_2_VREF (0x4U << COMP_CR1_V1NSEL_Pos) KCOMP_CR1_V1NSEL_1_4_VREF (0x5U << COMP_CR1_V1NSEL_Pos) LCOMP_CR1_V1NSEL_1_8_VREF (0x6U << COMP_CR1_V1NSEL_Pos) NCOMP_CR1_V1PSEL_Pos 1 SCOMP_CR1_V1PSEL_Msk (0x3U << COMP_CR1_V1PSEL_Pos) TCOMP_CR1_V1PSEL_COMP1_INP1 (0x0U << COMP_CR1_V1PSEL_Pos) UCOMP_CR1_V1PSEL_COMP1_INP2 (0x1U << COMP_CR1_V1PSEL_Pos) VCOMP_CR1_V1PSEL_COMP1_INP3 (0x2U << COMP_CR1_V1PSEL_Pos) WCOMP_CR1_V1PSEL_COMP1_INP4 (0x3U << COMP_CR1_V1PSEL_Pos) YCOMP_CR1_CMP1EN_Pos 0 \COMP_CR1_CMP1EN_Msk (0x1U << COMP_CR1_CMP1EN_Pos) `COMP_CR2_DFLEN_Pos 19 dCOMP_CR2_DFLEN_Msk (0x1fU << COMP_CR2_DFLEN_Pos) eCOMP_CR2_DFLEN_X3 (0x2U << COMP_CR2_DFLEN_Pos) fCOMP_CR2_DFLEN_X32 (0x1fU << COMP_CR2_DFLEN_Pos) hCOMP_CR2_WINMODE_Pos 18 kCOMP_CR2_WINMODE_Msk (0x1U << COMP_CR2_WINMODE_Pos) oCOMP_CR2_POLAR_Pos 17 rCOMP_CR2_POLAR_Msk (0x1U << COMP_CR2_POLAR_Pos) sCOMP_CR2_POLAR_POS (0x0U << COMP_CR2_POLAR_Pos) tCOMP_CR2_POLAR_NEG (0x1U << COMP_CR2_POLAR_Pos) vCOMP_CR2_DFEN_Pos 16 yCOMP_CR2_DFEN_Msk (0x1U << COMP_CR2_DFEN_Pos) }COMP_CR2_CMP2OR_Pos 9 ~COMP_CR2_CMP2OR_Msk (0x1U << COMP_CR2_CMP2OR_Pos) COMP_CR2_CMP2OF_Pos 8 COMP_CR2_CMP2OF_Msk (0x1U << COMP_CR2_CMP2OF_Pos) COMP_CR2_V2NSEL_Pos 4 COMP_CR2_V2NSEL_Msk (0x7U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_COMP2_INN1 (0x0U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_COMP2_INN2 (0x1U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_VREF (0x2U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_3_4_VREF (0x3U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_1_2_VREF (0x4U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_1_4_VREF (0x5U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_1_8_VREF (0x6U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2NSEL_REFIN (0x7U << COMP_CR2_V2NSEL_Pos) COMP_CR2_V2PSEL_Pos 1 COMP_CR2_V2PSEL_Msk (0x7U << COMP_CR2_V2PSEL_Pos) COMP_CR2_V2PSEL_COMP2_INP1 (0x0U << COMP_CR2_V2PSEL_Pos) COMP_CR2_V2PSEL_COMP2_INP2 (0x1U << COMP_CR2_V2PSEL_Pos) ¡COMP_CR2_V2PSEL_COMP1_INP1 (0x2U << COMP_CR2_V2PSEL_Pos) ¢COMP_CR2_V2PSEL_COMP1_INP2 (0x3U << COMP_CR2_V2PSEL_Pos) £COMP_CR2_V2PSEL_AVREF (0x4U << COMP_CR2_V2PSEL_Pos) ¤COMP_CR2_V2PSEL_VDD15 (0x5U << COMP_CR2_V2PSEL_Pos) ¦COMP_CR2_CMP2EN_Pos 0 ©COMP_CR2_CMP2EN_Msk (0x1U << COMP_CR2_CMP2EN_Pos) COMP_ICR_OOW_IE_Pos 9 ®COMP_ICR_OOW_IE_Msk (0x1U << COMP_ICR_OOW_IE_Pos) °COMP_ICR_WIN_IE_Pos 8 ±COMP_ICR_WIN_IE_Msk (0x1U << COMP_ICR_WIN_IE_Pos) ³COMP_ICR_BUFBYP_Pos 7 ¶COMP_ICR_BUFBYP_Msk (0x1U << COMP_ICR_BUFBYP_Pos) ¸COMP_ICR_BUF_OFF_Pos 6 »COMP_ICR_BUF_OFF_Msk (0x1U << COMP_ICR_BUF_OFF_Pos) ½COMP_ICR_CMP2SEL_Pos 4 ÁCOMP_ICR_CMP2SEL_Msk (0x3U << COMP_ICR_CMP2SEL_Pos) ÂCOMP_ICR_CMP2SEL_BOTH (0x0U << COMP_ICR_CMP2SEL_Pos) ÃCOMP_ICR_CMP2SEL_RISING (0x1U << COMP_ICR_CMP2SEL_Pos) ÄCOMP_ICR_CMP2SEL_FALLING (0x2U << COMP_ICR_CMP2SEL_Pos) ÆCOMP_ICR_CMP1SEL_Pos 2 ÊCOMP_ICR_CMP1SEL_Msk (0x3U << COMP_ICR_CMP1SEL_Pos) ËCOMP_ICR_CMP1SEL_BOTH (0x0U << COMP_ICR_CMP1SEL_Pos) ÌCOMP_ICR_CMP1SEL_RISING (0x1U << COMP_ICR_CMP1SEL_Pos) ÍCOMP_ICR_CMP1SEL_FALLING (0x2U << COMP_ICR_CMP1SEL_Pos) ÏCOMP_ICR_CMP2IE_Pos 1 ÐCOMP_ICR_CMP2IE_Msk (0x1U << COMP_ICR_CMP2IE_Pos) ÒCOMP_ICR_CMP1IE_Pos 0 ÓCOMP_ICR_CMP1IE_Msk (0x1U << COMP_ICR_CMP1IE_Pos) ÕCOMP_ISR_OOW_IF_Pos 3 ÖCOMP_ISR_OOW_IF_Msk (0x1U << COMP_ISR_OOW_IF_Pos) ØCOMP_ISR_WIN_IF_Pos 2 ÙCOMP_ISR_WIN_IF_Msk (0x1U << COMP_ISR_WIN_IF_Pos) ÛCOMP_ISR_CMP2IF_Pos 1 ÜCOMP_ISR_CMP2IF_Msk (0x1U << COMP_ISR_CMP2IF_Pos) ÞCOMP_ISR_CMP1IF_Pos 0 ßCOMP_ISR_CMP1IF_Msk (0x1U << COMP_ISR_CMP1IF_Pos) áCOMP_PCR_HSCMPBUF_EN_Pos 2 äCOMP_PCR_HSCMPBUF_EN_Msk (0x1U << COMP_PCR_HSCMPBUF_EN_Pos) åCOMP_PCR_HSCMPBUF_EN_SLOW (0x0U << COMP_PCR_HSCMPBUF_EN_Pos) æCOMP_PCR_HSCMPBUF_EN_FAST (0x1U << COMP_PCR_HSCMPBUF_EN_Pos) èCOMP_PCR_HSCMP2_EN_Pos 1 ëCOMP_PCR_HSCMP2_EN_Msk (0x1U << COMP_PCR_HSCMP2_EN_Pos) ìCOMP_PCR_HSCMP2_EN_SLOW (0x0U << COMP_PCR_HSCMP2_EN_Pos) íCOMP_PCR_HSCMP2_EN_FAST (0x1U << COMP_PCR_HSCMP2_EN_Pos) ïCOMP_PCR_HSCMP1_EN_Pos 0 òCOMP_PCR_HSCMP1_EN_Msk (0x1U << COMP_PCR_HSCMP1_EN_Pos) óCOMP_PCR_HSCMP1_EN_SLOW (0x0U << COMP_PCR_HSCMP1_EN_Pos) ôCOMP_PCR_HSCMP1_EN_FAST (0x1U << COMP_PCR_HSCMP1_EN_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_comp.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_comp.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __FM33A0XXEV_RMU_H RMU_PDRCR_PDRCFG_Pos 1 RMU_PDRCR_PDRCFG_Msk (0x3U << RMU_PDRCR_PDRCFG_Pos) RMU_PDRCR_PDRCFG_1P5V (0x0U << RMU_PDRCR_PDRCFG_Pos) RMU_PDRCR_PDRCFG_1P25V (0x1U << RMU_PDRCR_PDRCFG_Pos) RMU_PDRCR_PDRCFG_1P35V (0x2U << RMU_PDRCR_PDRCFG_Pos) RMU_PDRCR_PDRCFG_1P4V (0x3U << RMU_PDRCR_PDRCFG_Pos) RMU_PDRCR_PDREN_Pos 0 !RMU_PDRCR_PDREN_Msk (0x1U << RMU_PDRCR_PDREN_Pos) %RMU_BORCR_BOR_PDRCFG_Pos 1 &RMU_BORCR_BOR_PDRCFG_Msk (0x3U << RMU_BORCR_BOR_PDRCFG_Pos) 'RMU_BORCR_BOR_PDRCFG_1P7V (0x0U << RMU_BORCR_BOR_PDRCFG_Pos) (RMU_BORCR_BOR_PDRCFG_1P6V (0x1U << RMU_BORCR_BOR_PDRCFG_Pos) )RMU_BORCR_BOR_PDRCFG_1P65V (0x2U << RMU_BORCR_BOR_PDRCFG_Pos) *RMU_BORCR_BOR_PDRCFG_1P75V (0x3U << RMU_BORCR_BOR_PDRCFG_Pos) ,RMU_BORCR_OFF_BOR_Pos 0 -RMU_BORCR_OFF_BOR_Msk (0x1U << RMU_BORCR_OFF_BOR_Pos) 1RMU_RSTCFGR_LKUPRST_EN_Pos 1 2RMU_RSTCFGR_LKUPRST_EN_Msk (0x1U << RMU_RSTCFGR_LKUPRST_EN_Pos) 6RMU_SOFTRST_SOFTRST_Pos 0 7RMU_SOFTRST_SOFTRST_Msk (0xffffffffU << RMU_SOFTRST_SOFTRST_Pos) 9RMU_RSR_NRSTN_FLAG_Pos 11 :RMU_RSR_NRSTN_FLAG_Msk (0x1U << RMU_RSR_NRSTN_FLAG_Pos) <RMU_RSR_TESTN_FLAG_Pos 10 =RMU_RSR_TESTN_FLAG_Msk (0x1U << RMU_RSR_TESTN_FLAG_Pos) ?RMU_RSR_PORN_FLAG_Pos 9 @RMU_RSR_PORN_FLAG_Msk (0x1U << RMU_RSR_PORN_FLAG_Pos) BRMU_RSR_PDRN_FLAG_Pos 8 CRMU_RSR_PDRN_FLAG_Msk (0x1U << RMU_RSR_PDRN_FLAG_Pos) ERMU_RSR_SOFTN_FLAG_Pos 5 FRMU_RSR_SOFTN_FLAG_Msk (0x1U << RMU_RSR_SOFTN_FLAG_Pos) HRMU_RSR_IWDTN_FLAG_Pos 4 IRMU_RSR_IWDTN_FLAG_Msk (0x1U << RMU_RSR_IWDTN_FLAG_Pos) KRMU_RSR_WWDTN_FLAG_Pos 2 LRMU_RSR_WWDTN_FLAG_Msk (0x1U << RMU_RSR_WWDTN_FLAG_Pos) NRMU_RSR_LKUPN_FLAG_Pos 1 ORMU_RSR_LKUPN_FLAG_Msk (0x1U << RMU_RSR_LKUPN_FLAG_Pos) QRMU_RSR_NVICN_FLAG_Pos 0 RRMU_RSR_NVICN_FLAG_Msk (0x1U << RMU_RSR_NVICN_FLAG_Pos) TRMU_PRSTEN_PERHRSTEN_Pos 0 URMU_PRSTEN_PERHRSTEN_Msk (0xffffffffU << RMU_PRSTEN_PERHRSTEN_Pos) WRMU_AHBRST_HASHRST_Pos 2 XRMU_AHBRST_HASHRST_Msk (0x1U << RMU_AHBRST_HASHRST_Pos) \RMU_AHBRST_PAERST_Pos 1 ]RMU_AHBRST_PAERST_Msk (0x1U << RMU_AHBRST_PAERST_Pos) aRMU_AHBRST_DMARST_Pos 0 bRMU_AHBRST_DMARST_Msk (0x1U << RMU_AHBRST_DMARST_Pos) fRMU_APBRST1_UART5RST_Pos 31 gRMU_APBRST1_UART5RST_Msk (0x1U << RMU_APBRST1_UART5RST_Pos) kRMU_APBRST1_UART4RST_Pos 30 lRMU_APBRST1_UART4RST_Msk (0x1U << RMU_APBRST1_UART4RST_Pos) pRMU_APBRST1_UART3RST_Pos 29 qRMU_APBRST1_UART3RST_Msk (0x1U << RMU_APBRST1_UART3RST_Pos) uRMU_APBRST1_UART2RST_Pos 28 vRMU_APBRST1_UART2RST_Msk (0x1U << RMU_APBRST1_UART2RST_Pos) zRMU_APBRST1_TIMARST_Pos 23 {RMU_APBRST1_TIMARST_Msk (0x1U << RMU_APBRST1_TIMARST_Pos) RMU_APBRST1_LCDRST_Pos 16 RMU_APBRST1_LCDRST_Msk (0x1U << RMU_APBRST1_LCDRST_Pos) RMU_APBRST1_U7816RST_Pos 14
RMU_APBRST1_U7816RST_Msk (0x1U << RMU_APBRST1_U7816RST_Pos) RMU_APBRST1_SPI4RST_Pos 12 RMU_APBRST1_SPI4RST_Msk (0x1U << RMU_APBRST1_SPI4RST_Pos) RMU_APBRST1_SPI3RST_Pos 11 RMU_APBRST1_SPI3RST_Msk (0x1U << RMU_APBRST1_SPI3RST_Pos) RMU_APBRST1_SPI2RST_Pos 10 RMU_APBRST1_SPI2RST_Msk (0x1U << RMU_APBRST1_SPI2RST_Pos) RMU_APBRST1_LPUART0RST_Pos 6 RMU_APBRST1_LPUART0RST_Msk (0x1U << RMU_APBRST1_LPUART0RST_Pos) RMU_APBRST1_I2C1RST_Pos 3 RMU_APBRST1_I2C1RST_Msk (0x1U << RMU_APBRST1_I2C1RST_Pos) ¢RMU_APBRST1_LPTRST_Pos 0 £RMU_APBRST1_LPTRST_Msk (0x1U << RMU_APBRST1_LPTRST_Pos) §RMU_APBRST2_UART1RST_Pos 31 ¨RMU_APBRST2_UART1RST_Msk (0x1U << RMU_APBRST2_UART1RST_Pos) ¬RMU_APBRST2_UART0RST_Pos 30 RMU_APBRST2_UART0RST_Msk (0x1U << RMU_APBRST2_UART0RST_Pos) ±RMU_APBRST2_UARTIRRST_Pos 29 ²RMU_APBRST2_UARTIRRST_Msk (0x1U << RMU_APBRST2_UARTIRRST_Pos) ¶RMU_APBRST2_BSTRST_Pos 28 ·RMU_APBRST2_BSTRST_Msk (0x1U << RMU_APBRST2_BSTRST_Pos) »RMU_APBRST2_CICRST_Pos 24 ¼RMU_APBRST2_CICRST_Msk (0x1U << RMU_APBRST2_CICRST_Pos) ÀRMU_APBRST2_ADCRST_Pos 23 ÁRMU_APBRST2_ADCRST_Msk (0x1U << RMU_APBRST2_ADCRST_Pos) ÅRMU_APBRST2_AESRST_Pos 18 ÆRMU_APBRST2_AESRST_Msk (0x1U << RMU_APBRST2_AESRST_Pos) ÊRMU_APBRST2_CRCRST_Pos 17 ËRMU_APBRST2_CRCRST_Msk (0x1U << RMU_APBRST2_CRCRST_Pos) ÏRMU_APBRST2_RNGRST_Pos 16 ÐRMU_APBRST2_RNGRST_Msk (0x1U << RMU_APBRST2_RNGRST_Pos) ÔRMU_APBRST2_SPI1RST_Pos 9 ÕRMU_APBRST2_SPI1RST_Msk (0x1U << RMU_APBRST2_SPI1RST_Pos) ÙRMU_APBRST2_SPI0RST_Pos 8 ÚRMU_APBRST2_SPI0RST_Msk (0x1U << RMU_APBRST2_SPI0RST_Pos) ÞRMU_APBRST2_LPUART1RST_Pos 7 ßRMU_APBRST2_LPUART1RST_Msk (0x1U << RMU_APBRST2_LPUART1RST_Pos) ãRMU_APBRST2_I2C0RST_Pos 4 äRMU_APBRST2_I2C0RST_Msk (0x1U << RMU_APBRST2_I2C0RST_Pos) èRMU_APBRST2_SVDRST_Pos 1 éRMU_APBRST2_SVDRST_Msk (0x1U << RMU_APBRST2_SVDRST_Pos) íRMU_APBRST2_COMPRST_Pos 0 îRMU_APBRST2_COMPRST_Msk (0x1U << RMU_APBRST2_COMPRST_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_rmu.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_rmu.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __FM33A0XXEV_CRC_H &CRC_DR_DR_Pos 0 )CRC_DR_DR_Msk (0xffffffffU << CRC_DR_DR_Pos) +CRC_CR_OPWD_Pos 9 .CRC_CR_OPWD_Msk (0x1U << CRC_CR_OPWD_Pos) /CRC_CR_OPWD_BYTE (0x0U << CRC_CR_OPWD_Pos) 0CRC_CR_OPWD_WORD (0x1U << CRC_CR_OPWD_Pos) 2CRC_CR_PARA_Pos 8 5CRC_CR_PARA_Msk (0x1U << CRC_CR_PARA_Pos) 6CRC_CR_PARA_SERIAL (0x0U << CRC_CR_PARA_Pos) 7CRC_CR_PARA_PARALLEL (0x1U << CRC_CR_PARA_Pos) 9CRC_CR_RFLTIN_Pos 6 ACRC_CR_RFLTIN_Msk (0x3U << CRC_CR_RFLTIN_Pos) BCRC_CR_RFLTIN_NONE (0x0U << CRC_CR_RFLTIN_Pos) CCRC_CR_RFLTIN_BYTE (0x1U << CRC_CR_RFLTIN_Pos) DCRC_CR_RFLTIN_HALFWORD (0x2U << CRC_CR_RFLTIN_Pos) ECRC_CR_RFLTIN_WORD (0x3U << CRC_CR_RFLTIN_Pos) GCRC_CR_RFLTO_Pos 5 LCRC_CR_RFLTO_Msk (0x1U << CRC_CR_RFLTO_Pos) MCRC_CR_RFLTO_NON (0x0U << CRC_CR_RFLTO_Pos) NCRC_CR_RFLTO_BYTE (0x1U << CRC_CR_RFLTO_Pos) PCRC_CR_RES_Pos 4 SCRC_CR_RES_Msk (0x1U << CRC_CR_RES_Pos) UCRC_CR_BUSY_Pos 3 XCRC_CR_BUSY_Msk (0x1U << CRC_CR_BUSY_Pos) ZCRC_CR_XOR_Pos 2 ]CRC_CR_XOR_Msk (0x1U << CRC_CR_XOR_Pos) aCRC_CR_SEL_Pos 0 fCRC_CR_SEL_Msk (0x3U << CRC_CR_SEL_Pos) gCRC_CR_SEL_CRC32 (0x0U << CRC_CR_SEL_Pos) hCRC_CR_SEL_CRC16 (0x1U << CRC_CR_SEL_Pos) iCRC_CR_SEL_CRC8 (0x2U << CRC_CR_SEL_Pos) jCRC_CR_SEL_CRC7 (0x3U << CRC_CR_SEL_Pos) lCRC_LFSR_LFSR_Pos 0 nCRC_LFSR_LFSR_Msk (0xffffffffU << CRC_LFSR_LFSR_Pos) pCRC_XOR_XOR_Pos 0 rCRC_XOR_XOR_Msk (0xffffffffU << CRC_XOR_XOR_Pos) tCRC_POLY_POLY_Pos 0 uCRC_POLY_POLY_Msk (0xffffffffU << CRC_POLY_POLY_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_crc.h FM33A0XXEV.h
|
..\Drivers\fm33a0xxev_crc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *ì$ CRCSEL # OPWD # PARA # RFLTIN # RFLTO # XOR 1 # CRC_XOR # CRCPOLY # LFSR # PCRC_InitTypeDef ß $ ¢ £ ¤ __FM33A0XXEV_LCD_H LCD_CR_SCSEL_Pos 20 "LCD_CR_SCSEL_Msk (0x7U << LCD_CR_SCSEL_Pos) #LCD_CR_SCSEL_LSCLK_COM (0x0U << LCD_CR_SCSEL_Pos) $LCD_CR_SCSEL_LSCLK_8 (0x1U << LCD_CR_SCSEL_Pos) %LCD_CR_SCSEL_LSCLK_16 (0x2U << LCD_CR_SCSEL_Pos) &LCD_CR_SCSEL_LSCLK_32 (0x3U << LCD_CR_SCSEL_Pos) 'LCD_CR_SCSEL_LSCLK_64 (0x4U << LCD_CR_SCSEL_Pos) (LCD_CR_SCSEL_LSCLK_128 (0x5U << LCD_CR_SCSEL_Pos) )LCD_CR_SCSEL_LSCLK_256 (0x6U << LCD_CR_SCSEL_Pos) *LCD_CR_SCSEL_LSCLK_512 (0x7U << LCD_CR_SCSEL_Pos) ,LCD_CR_SC_CTRL_Pos 18 1LCD_CR_SC_CTRL_Msk (0x3U << LCD_CR_SC_CTRL_Pos) 2LCD_CR_SC_CTRL_S0 (0x0U << LCD_CR_SC_CTRL_Pos) 3LCD_CR_SC_CTRL_S1 (0x1U << LCD_CR_SC_CTRL_Pos) 4LCD_CR_SC_CTRL_S2 (0x2U << LCD_CR_SC_CTRL_Pos) 5LCD_CR_SC_CTRL_S3 (0x3U << LCD_CR_SC_CTRL_Pos) 8LCD_CR_IC_CTRL_Pos 16 =LCD_CR_IC_CTRL_Msk (0x3U << LCD_CR_IC_CTRL_Pos) >LCD_CR_IC_CTRL_L3 (0x0U << LCD_CR_IC_CTRL_Pos) ?LCD_CR_IC_CTRL_L2 (0x1U << LCD_CR_IC_CTRL_Pos) @LCD_CR_IC_CTRL_L1 (0x2U << LCD_CR_IC_CTRL_Pos) ALCD_CR_IC_CTRL_L0 (0x3U << LCD_CR_IC_CTRL_Pos) CLCD_CR_ENMODE_Pos 15 FLCD_CR_ENMODE_Msk (0x1U << LCD_CR_ENMODE_Pos) GLCD_CR_ENMODE_EXTERNALCAP (0x0U << LCD_CR_ENMODE_Pos) HLCD_CR_ENMODE_INNERRESISTER (0x1U << LCD_CR_ENMODE_Pos) JLCD_CR_FLICK_Pos 14 MLCD_CR_FLICK_Msk (0x1U << LCD_CR_FLICK_Pos) QLCD_CR_BIAS_Pos 8 RLCD_CR_BIAS_Msk (0xfU << LCD_CR_BIAS_Pos) TLCD_CR_BIASMD_Pos 5 WLCD_CR_BIASMD_Msk (0x1U << LCD_CR_BIASMD_Pos) XLCD_CR_BIASMD_3BIAS (0x1U << LCD_CR_BIASMD_Pos) YLCD_CR_BIASMD_4BIAS (0x0U << LCD_CR_BIASMD_Pos) [LCD_CR_ANTIPOLAR_Pos 4 ^LCD_CR_ANTIPOLAR_Msk (0x1U << LCD_CR_ANTIPOLAR_Pos) _LCD_CR_ANTIPOLAR_GND (0x1U << LCD_CR_ANTIPOLAR_Pos) `LCD_CR_ANTIPOLAR_FLOAT (0x0U << LCD_CR_ANTIPOLAR_Pos) bLCD_CR_WFT_Pos 3 eLCD_CR_WFT_Msk (0x1U << LCD_CR_WFT_Pos) fLCD_CR_WFT_BTYPE (0x1U << LCD_CR_WFT_Pos) gLCD_CR_WFT_ATYPE (0x0U << LCD_CR_WFT_Pos) iLCD_CR_LMUX_Pos 1 mLCD_CR_LMUX_Msk (0x3U << LCD_CR_LMUX_Pos) nLCD_CR_LMUX_4COM (0x0U << LCD_CR_LMUX_Pos) oLCD_CR_LMUX_6COM (0x1U << LCD_CR_LMUX_Pos) pLCD_CR_LMUX_8COM (0x2U << LCD_CR_LMUX_Pos) sLCD_CR_EN_Pos 0 vLCD_CR_EN_Msk (0x1U << LCD_CR_EN_Pos) zLCD_TEST_LCCTRL_Pos 7 |LCD_TEST_LCCTRL_Msk (0x1U << LCD_TEST_LCCTRL_Pos) }LCD_TEST_LCCTRL_LOW (0x0U << LCD_TEST_LCCTRL_Pos) ~LCD_TEST_LCCTRL_HIGH (0x1U << LCD_TEST_LCCTRL_Pos) LCD_TEST_TESTEN_Pos 0 LCD_TEST_TESTEN_Msk (0x1U << LCD_TEST_TESTEN_Pos) LCD_FCR_DF_Pos 0 LCD_FCR_DF_Msk (0xffU << LCD_FCR_DF_Pos) LCD_FLKT_TOFF_Pos 8 LCD_FLKT_TOFF_Msk (0xffU << LCD_FLKT_TOFF_Pos) LCD_FLKT_TON_Pos 0 LCD_FLKT_TON_Msk (0xffU << LCD_FLKT_TON_Pos) LCD_IER_DONIE_Pos 1 LCD_IER_DONIE_Msk (0x1U << LCD_IER_DONIE_Pos) LCD_IER_DOFFIE_Pos 0 LCD_IER_DOFFIE_Msk (0x1U << LCD_IER_DOFFIE_Pos) LCD_ISR_DONIF_Pos 1 ¢LCD_ISR_DONIF_Msk (0x1U << LCD_ISR_DONIF_Pos) ¤LCD_ISR_DOFFIF_Pos 0 ¦LCD_ISR_DOFFIF_Msk (0x1U << LCD_ISR_DOFFIF_Pos) ¨LCD_BSTCR_OSC_CFG_Pos 12 ©LCD_BSTCR_OSC_CFG_Msk (0xfU << LCD_BSTCR_OSC_CFG_Pos) «LCD_BSTCR_BUF_OFF_Pos 9 ¬LCD_BSTCR_BUF_OFF_Msk (0x1U << LCD_BSTCR_BUF_OFF_Pos) ®LCD_BSTCR_BUFBYP_Pos 8 ¯LCD_BSTCR_BUFBYP_Msk (0x1U << LCD_BSTCR_BUFBYP_Pos) ±LCD_BSTCR_VLCDPD_Pos 7 ²LCD_BSTCR_VLCDPD_Msk (0x1U << LCD_BSTCR_VLCDPD_Pos) ´LCD_BSTCR_VLCDCFG_Pos 2 µLCD_BSTCR_VLCDCFG_Msk (0x1fU << LCD_BSTCR_VLCDCFG_Pos) ¶LCD_BSTCR_VLCDCFG_2_4V (0x0U << LCD_BSTCR_VLCDCFG_Pos) ·LCD_BSTCR_VLCDCFG_2_6V (0x1U << LCD_BSTCR_VLCDCFG_Pos) ¸LCD_BSTCR_VLCDCFG_2_8V (0x2U << LCD_BSTCR_VLCDCFG_Pos) ¹LCD_BSTCR_VLCDCFG_3_0V (0x3U << LCD_BSTCR_VLCDCFG_Pos) ºLCD_BSTCR_VLCDCFG_3_2V (0x4U << LCD_BSTCR_VLCDCFG_Pos) »LCD_BSTCR_VLCDCFG_3_4V (0x5U << LCD_BSTCR_VLCDCFG_Pos) ¼LCD_BSTCR_VLCDCFG_3_6V (0x6U << LCD_BSTCR_VLCDCFG_Pos) ½LCD_BSTCR_VLCDCFG_3_8V (0x7U << LCD_BSTCR_VLCDCFG_Pos) ¾LCD_BSTCR_VLCDCFG_4_0V (0x8U << LCD_BSTCR_VLCDCFG_Pos) ¿LCD_BSTCR_VLCDCFG_4_2V (0x9U << LCD_BSTCR_VLCDCFG_Pos) ÀLCD_BSTCR_VLCDCFG_4_4V (0xaU << LCD_BSTCR_VLCDCFG_Pos) ÁLCD_BSTCR_VLCDCFG_4_6V (0xbU << LCD_BSTCR_VLCDCFG_Pos) ÂLCD_BSTCR_VLCDCFG_4_8V (0xcU << LCD_BSTCR_VLCDCFG_Pos) ÃLCD_BSTCR_VLCDCFG_5_0V (0xdU << LCD_BSTCR_VLCDCFG_Pos) ÄLCD_BSTCR_VLCDCFG_5_2V (0xeU << LCD_BSTCR_VLCDCFG_Pos) ÅLCD_BSTCR_VLCDCFG_5_4V (0xfU << LCD_BSTCR_VLCDCFG_Pos) ÇLCD_BSTCR_BOOST_TEN_Pos 1 ÈLCD_BSTCR_BOOST_TEN_Msk (0x1U << LCD_BSTCR_BOOST_TEN_Pos) ÊLCD_BSTCR_BOOST_EN_Pos 0 ËLCD_BSTCR_BOOST_EN_Msk (0x1U << LCD_BSTCR_BOOST_EN_Pos) ÍLCD_COM_EN_COMEN_Pos 0 ÎLCD_COM_EN_COMEN_Msk (0xfU << LCD_COM_EN_COMEN_Pos) ÐLCD_SEG_EN0_SEGENx_Pos 0 ÑLCD_SEG_EN0_SEGENx_Msk (0xffffffffU << LCD_SEG_EN0_SEGENx_Pos) ÓLCD_SEG_EN1_SEGENx_Pos 0 ÔLCD_SEG_EN1_SEGENx_Msk (0xfffU << LCD_SEG_EN1_SEGENx_Pos) ÖLCD_COM_EN_COMEN3_Pos 3 ×LCD_COM_EN_COMEN3_Msk (0x1U << LCD_COM_EN_COMEN3_Pos) ÙLCD_COM_EN_COMEN2_Pos 2 ÚLCD_COM_EN_COMEN2_Msk (0x1U << LCD_COM_EN_COMEN2_Pos) ÜLCD_COM_EN_COMEN1_Pos 1 ÝLCD_COM_EN_COMEN1_Msk (0x1U << LCD_COM_EN_COMEN1_Pos) ßLCD_COM_EN_COMEN0_Pos 0 àLCD_COM_EN_COMEN0_Msk (0x1U << LCD_COM_EN_COMEN0_Pos) âLCD_SEG_EN0_SEGEN31_Pos 31 ãLCD_SEG_EN0_SEGEN31_Msk (0x1U << LCD_SEG_EN0_SEGEN31_Pos) åLCD_SEG_EN0_SEGEN30_Pos 30 æLCD_SEG_EN0_SEGEN30_Msk (0x1U << LCD_SEG_EN0_SEGEN30_Pos) èLCD_SEG_EN0_SEGEN29_Pos 29 éLCD_SEG_EN0_SEGEN29_Msk (0x1U << LCD_SEG_EN0_SEGEN29_Pos) ëLCD_SEG_EN0_SEGEN28_Pos 28 ìLCD_SEG_EN0_SEGEN28_Msk (0x1U << LCD_SEG_EN0_SEGEN28_Pos) îLCD_SEG_EN0_SEGEN27_Pos 27 ïLCD_SEG_EN0_SEGEN27_Msk (0x1U << LCD_SEG_EN0_SEGEN27_Pos) ñLCD_SEG_EN0_SEGEN26_Pos 26 òLCD_SEG_EN0_SEGEN26_Msk (0x1U << LCD_SEG_EN0_SEGEN26_Pos) ôLCD_SEG_EN0_SEGEN25_Pos 25 õLCD_SEG_EN0_SEGEN25_Msk (0x1U << LCD_SEG_EN0_SEGEN25_Pos) ÷LCD_SEG_EN0_SEGEN24_Pos 24 øLCD_SEG_EN0_SEGEN24_Msk (0x1U << LCD_SEG_EN0_SEGEN24_Pos) úLCD_SEG_EN0_SEGEN23_Pos 23 ûLCD_SEG_EN0_SEGEN23_Msk (0x1U << LCD_SEG_EN0_SEGEN23_Pos) ýLCD_SEG_EN0_SEGEN22_Pos 22 þLCD_SEG_EN0_SEGEN22_Msk (0x1U << LCD_SEG_EN0_SEGEN22_Pos) LCD_SEG_EN0_SEGEN21_Pos 21 LCD_SEG_EN0_SEGEN21_Msk (0x1U << LCD_SEG_EN0_SEGEN21_Pos) LCD_SEG_EN0_SEGEN20_Pos 20 LCD_SEG_EN0_SEGEN20_Msk (0x1U << LCD_SEG_EN0_SEGEN20_Pos) LCD_SEG_EN0_SEGEN19_Pos 19 LCD_SEG_EN0_SEGEN19_Msk (0x1U << LCD_SEG_EN0_SEGEN19_Pos) LCD_SEG_EN0_SEGEN18_Pos 18 LCD_SEG_EN0_SEGEN18_Msk (0x1U << LCD_SEG_EN0_SEGEN18_Pos) LCD_SEG_EN0_SEGEN17_Pos 17 LCD_SEG_EN0_SEGEN17_Msk (0x1U << LCD_SEG_EN0_SEGEN17_Pos) LCD_SEG_EN0_SEGEN16_Pos 16 LCD_SEG_EN0_SEGEN16_Msk (0x1U << LCD_SEG_EN0_SEGEN16_Pos) LCD_SEG_EN0_SEGEN15_Pos 15 LCD_SEG_EN0_SEGEN15_Msk (0x1U << LCD_SEG_EN0_SEGEN15_Pos) LCD_SEG_EN0_SEGEN14_Pos 14 LCD_SEG_EN0_SEGEN14_Msk (0x1U << LCD_SEG_EN0_SEGEN14_Pos) LCD_SEG_EN0_SEGEN13_Pos 13 LCD_SEG_EN0_SEGEN13_Msk (0x1U << LCD_SEG_EN0_SEGEN13_Pos) LCD_SEG_EN0_SEGEN12_Pos 12 LCD_SEG_EN0_SEGEN12_Msk (0x1U << LCD_SEG_EN0_SEGEN12_Pos) LCD_SEG_EN0_SEGEN11_Pos 11 LCD_SEG_EN0_SEGEN11_Msk (0x1U << LCD_SEG_EN0_SEGEN11_Pos) ¡LCD_SEG_EN0_SEGEN10_Pos 10 ¢LCD_SEG_EN0_SEGEN10_Msk (0x1U << LCD_SEG_EN0_SEGEN10_Pos) ¤LCD_SEG_EN0_SEGEN9_Pos 9 ¥LCD_SEG_EN0_SEGEN9_Msk (0x1U << LCD_SEG_EN0_SEGEN9_Pos) §LCD_SEG_EN0_SEGEN8_Pos 8 ¨LCD_SEG_EN0_SEGEN8_Msk (0x1U << LCD_SEG_EN0_SEGEN8_Pos) ªLCD_SEG_EN0_SEGEN7_Pos 7 «LCD_SEG_EN0_SEGEN7_Msk (0x1U << LCD_SEG_EN0_SEGEN7_Pos) LCD_SEG_EN0_SEGEN6_Pos 6 ®LCD_SEG_EN0_SEGEN6_Msk (0x1U << LCD_SEG_EN0_SEGEN6_Pos) °LCD_SEG_EN0_SEGEN5_Pos 5 ±LCD_SEG_EN0_SEGEN5_Msk (0x1U << LCD_SEG_EN0_SEGEN5_Pos) ³LCD_SEG_EN0_SEGEN4_Pos 4 ´LCD_SEG_EN0_SEGEN4_Msk (0x1U << LCD_SEG_EN0_SEGEN4_Pos) ¶LCD_SEG_EN0_SEGEN3_Pos 3 ·LCD_SEG_EN0_SEGEN3_Msk (0x1U << LCD_SEG_EN0_SEGEN3_Pos) ¹LCD_SEG_EN0_SEGEN2_Pos 2 ºLCD_SEG_EN0_SEGEN2_Msk (0x1U << LCD_SEG_EN0_SEGEN2_Pos) ¼LCD_SEG_EN0_SEGEN1_Pos 1 ½LCD_SEG_EN0_SEGEN1_Msk (0x1U << LCD_SEG_EN0_SEGEN1_Pos) ¿LCD_SEG_EN0_SEGEN0_Pos 0 ÀLCD_SEG_EN0_SEGEN0_Msk (0x1U << LCD_SEG_EN0_SEGEN0_Pos) ÂLCD_SEG_EN1_SEGEN43_Pos 11 ÃLCD_SEG_EN1_SEGEN43_Msk (0x1U << LCD_SEG_EN1_SEGEN43_Pos) ÅLCD_SEG_EN1_SEGEN42_Pos 10 ÆLCD_SEG_EN1_SEGEN42_Msk (0x1U << LCD_SEG_EN1_SEGEN42_Pos) ÈLCD_SEG_EN1_SEGEN41_Pos 9 ÉLCD_SEG_EN1_SEGEN41_Msk (0x1U << LCD_SEG_EN1_SEGEN41_Pos) ËLCD_SEG_EN1_SEGEN40_Pos 8 ÌLCD_SEG_EN1_SEGEN40_Msk (0x1U << LCD_SEG_EN1_SEGEN40_Pos) ÎLCD_SEG_EN1_SEGEN39_Pos 7 ÏLCD_SEG_EN1_SEGEN39_Msk (0x1U << LCD_SEG_EN1_SEGEN39_Pos) ÑLCD_SEG_EN1_SEGEN38_Pos 6 ÒLCD_SEG_EN1_SEGEN38_Msk (0x1U << LCD_SEG_EN1_SEGEN38_Pos) ÔLCD_SEG_EN1_SEGEN37_Pos 5 ÕLCD_SEG_EN1_SEGEN37_Msk (0x1U << LCD_SEG_EN1_SEGEN37_Pos) ×LCD_SEG_EN1_SEGEN36_Pos 4 ØLCD_SEG_EN1_SEGEN36_Msk (0x1U << LCD_SEG_EN1_SEGEN36_Pos) ÚLCD_SEG_EN1_SEGEN35_Pos 3 ÛLCD_SEG_EN1_SEGEN35_Msk (0x1U << LCD_SEG_EN1_SEGEN35_Pos) ÝLCD_SEG_EN1_SEGEN34_Pos 2 ÞLCD_SEG_EN1_SEGEN34_Msk (0x1U << LCD_SEG_EN1_SEGEN34_Pos) àLCD_SEG_EN1_SEGEN33_Pos 1 áLCD_SEG_EN1_SEGEN33_Msk (0x1U << LCD_SEG_EN1_SEGEN33_Pos) ãLCD_SEG_EN1_SEGEN32_Pos 0 äLCD_SEG_EN1_SEGEN32_Msk (0x1U << LCD_SEG_EN1_SEGEN32_Pos) æLCD_SEG_EN1_COMEN7_Pos 11 çLCD_SEG_EN1_COMEN7_Msk (0x1U << LCD_SEG_EN1_COMEN7_Pos) éLCD_SEG_EN1_COMEN6_Pos 10 êLCD_SEG_EN1_COMEN6_Msk (0x1U << LCD_SEG_EN1_COMEN6_Pos) ìLCD_SEG_EN1_COMEN5_Pos 9 íLCD_SEG_EN1_COMEN5_Msk (0x1U << LCD_SEG_EN1_COMEN5_Pos) ïLCD_SEG_EN1_COMEN4_Pos 8 ðLCD_SEG_EN1_COMEN4_Msk (0x1U << LCD_SEG_EN1_COMEN4_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_lcd.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_lcd.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ¦ § ¨ __FM33A0XXEV_DMA_H 2DMA_GCR_DMA_ADDRERR_EN_Pos 1 5DMA_GCR_DMA_ADDRERR_EN_Msk (0x1U << DMA_GCR_DMA_ADDRERR_EN_Pos) 7DMA_GCR_DMAEN_Pos 0 :DMA_GCR_DMAEN_Msk (0x1U << DMA_GCR_DMAEN_Pos) <DMA_CHxCR_CHxTSIZE_Pos 16 =DMA_CHxCR_CHxTSIZE_Msk (0x1fffU << DMA_CHxCR_CHxTSIZE_Pos) ?DMA_CHxCR_CHxPRI_Pos 12 DDMA_CHxCR_CHxPRI_Msk (0x3U << DMA_CHxCR_CHxPRI_Pos) EDMA_CHxCR_CHxPRI_LOW (0x0U << DMA_CHxCR_CHxPRI_Pos) FDMA_CHxCR_CHxPRI_MEDIUM (0x1U << DMA_CHxCR_CHxPRI_Pos) GDMA_CHxCR_CHxPRI_HIGH (0x2U << DMA_CHxCR_CHxPRI_Pos) HDMA_CHxCR_CHxPRI_VERY_HIGH (0x3U << DMA_CHxCR_CHxPRI_Pos) JDMA_CHxCR_CHxINC_Pos 11 MDMA_CHxCR_CHxINC_Msk (0x1U << DMA_CHxCR_CHxINC_Pos) NDMA_CHxCR_CHxINC_INCREASE (0x1U << DMA_CHxCR_CHxINC_Pos) ODMA_CHxCR_CHxINC_DECREASE (0x0U << DMA_CHxCR_CHxINC_Pos) QDMA_CHxCR_CHxSSEL_Pos 8 SDMA_CHxCR_CHxSSEL_Msk (0x7U << DMA_CHxCR_CHxSSEL_Pos) UDMA_CHxCR_CH0SSEL_ADC (0x0U << DMA_CHxCR_CHxSSEL_Pos) VDMA_CHxCR_CH0SSEL_SPI3_RX (0x1U << DMA_CHxCR_CHxSSEL_Pos) WDMA_CHxCR_CH0SSEL_LPUART0_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) XDMA_CHxCR_CH0SSEL_LPUART1_RX (0x3U << DMA_CHxCR_CHxSSEL_Pos) YDMA_CHxCR_CH0SSEL_UART2_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) ZDMA_CHxCR_CH0SSEL_UART4_RX (0x5U << DMA_CHxCR_CHxSSEL_Pos) [DMA_CHxCR_CH0SSEL_AES_IN (0x6U << DMA_CHxCR_CHxSSEL_Pos) \DMA_CHxCR_CH0SSEL_QSPI (0x7U << DMA_CHxCR_CHxSSEL_Pos) ^DMA_CHxCR_CH1SSEL_ADC (0x0U << DMA_CHxCR_CHxSSEL_Pos) _DMA_CHxCR_CH1SSEL_SPI0_RX (0x1U << DMA_CHxCR_CHxSSEL_Pos) `DMA_CHxCR_CH1SSEL_SPI2_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) aDMA_CHxCR_CH1SSEL_SPI3_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) bDMA_CHxCR_CH1SSEL_UART0_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) cDMA_CHxCR_CH1SSEL_UART2_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) dDMA_CHxCR_CH1SSEL_UART3_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) eDMA_CHxCR_CH1SSEL_U7816_RX (0x7U << DMA_CHxCR_CHxSSEL_Pos) gDMA_CHxCR_CH2SSEL_SPI0_TX (0x0U << DMA_CHxCR_CHxSSEL_Pos) hDMA_CHxCR_CH2SSEL_SPI2_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) iDMA_CHxCR_CH2SSEL_SPI4_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) jDMA_CHxCR_CH2SSEL_UART0_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) kDMA_CHxCR_CH2SSEL_UART3_TX (0x4U << DMA_CHxCR_CHxSSEL_Pos) lDMA_CHxCR_CH2SSEL_UART5_RX (0x5U << DMA_CHxCR_CHxSSEL_Pos) mDMA_CHxCR_CH2SSEL_U7816_TX (0x6U << DMA_CHxCR_CHxSSEL_Pos) nDMA_CHxCR_CH2SSEL_AES_OUT (0x7U << DMA_CHxCR_CHxSSEL_Pos) pDMA_CHxCR_CH3SSEL_SPI1_RX (0x0U << DMA_CHxCR_CHxSSEL_Pos) qDMA_CHxCR_CH3SSEL_SPI4_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) rDMA_CHxCR_CH3SSEL_LPUART0_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) sDMA_CHxCR_CH3SSEL_UART1_RX (0x3U << DMA_CHxCR_CHxSSEL_Pos) tDMA_CHxCR_CH3SSEL_UART4_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) uDMA_CHxCR_CH3SSEL_UART5_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) vDMA_CHxCR_CH3SSEL_I2C0_TX (0x6U << DMA_CHxCR_CHxSSEL_Pos) wDMA_CHxCR_CH3SSEL_AES_IN (0x7U << DMA_CHxCR_CHxSSEL_Pos) yDMA_CHxCR_CH4SSEL_SPI1_TX (0x0U << DMA_CHxCR_CHxSSEL_Pos) zDMA_CHxCR_CH4SSEL_SPI3_RX (0x1U << DMA_CHxCR_CHxSSEL_Pos) {DMA_CHxCR_CH4SSEL_LPUART0_TX (0x2U << DMA_CHxCR_CHxSSEL_Pos) |DMA_CHxCR_CH4SSEL_UART1_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) }DMA_CHxCR_CH4SSEL_UART2_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) ~DMA_CHxCR_CH4SSEL_UART4_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH4SSEL_I2C0_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH4SSEL_AES_OUT (0x7U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_SPI0_RX (0x0U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_SPI2_RX (0x1U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_LPUART1_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos)
DMA_CHxCR_CH5SSEL_UART1_RX (0x3U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_UART2_TX (0x4U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_UART3_RX (0x5U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_UART5_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH5SSEL_I2C1_TX (0x7U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_SPI0_TX (0x0U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_SPI2_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_LPUART1_TX (0x2U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_UART1_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_UART3_TX (0x4U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_UART5_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_I2C1_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH6SSEL_CRC (0x7U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_ADC (0x0U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_SPI1_RX (0x1U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_SPI3_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_LPUART0_RX (0x3U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_UART0_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_UART2_RX (0x5U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_UART4_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH7SSEL_QSPI (0x7U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH8SSEL_ADC (0x0U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH8SSEL_SPI1_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH8SSEL_SPI2_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH8SSEL_SPI3_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) ¡DMA_CHxCR_CH8SSEL_LPUART0_TX (0x4U << DMA_CHxCR_CHxSSEL_Pos) ¢DMA_CHxCR_CH8SSEL_UART0_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) £DMA_CHxCR_CH8SSEL_UART2_TX (0x6U << DMA_CHxCR_CHxSSEL_Pos) ¤DMA_CHxCR_CH8SSEL_UART4_TX (0x7U << DMA_CHxCR_CHxSSEL_Pos) ¦DMA_CHxCR_CH9SSEL_SPI0_RX (0x0U << DMA_CHxCR_CHxSSEL_Pos) §DMA_CHxCR_CH9SSEL_SPI2_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) ¨DMA_CHxCR_CH9SSEL_SPI4_RX (0x2U << DMA_CHxCR_CHxSSEL_Pos) ©DMA_CHxCR_CH9SSEL_LPUART1_RX (0x3U << DMA_CHxCR_CHxSSEL_Pos) ªDMA_CHxCR_CH9SSEL_UART1_RX (0x4U << DMA_CHxCR_CHxSSEL_Pos) «DMA_CHxCR_CH9SSEL_UART3_RX (0x5U << DMA_CHxCR_CHxSSEL_Pos) ¬DMA_CHxCR_CH9SSEL_UART5_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) DMA_CHxCR_CH9SSEL_I2C0_TX (0x7U << DMA_CHxCR_CHxSSEL_Pos) ¯DMA_CHxCR_CH10SSEL_SPI0_TX (0x0U << DMA_CHxCR_CHxSSEL_Pos) °DMA_CHxCR_CH10SSEL_SPI4_TX (0x1U << DMA_CHxCR_CHxSSEL_Pos) ±DMA_CHxCR_CH10SSEL_LPUART1_TX (0x2U << DMA_CHxCR_CHxSSEL_Pos) ²DMA_CHxCR_CH10SSEL_UART1_TX (0x3U << DMA_CHxCR_CHxSSEL_Pos) ³DMA_CHxCR_CH10SSEL_UART3_TX (0x4U << DMA_CHxCR_CHxSSEL_Pos) ´DMA_CHxCR_CH10SSEL_UART5_TX (0x5U << DMA_CHxCR_CHxSSEL_Pos) µDMA_CHxCR_CH10SSEL_I2C0_RX (0x6U << DMA_CHxCR_CHxSSEL_Pos) ¶DMA_CHxCR_CH10SSEL_CRC (0x7U << DMA_CHxCR_CHxSSEL_Pos) ¸DMA_CHxCR_CIRC_UPD_Pos 7 ¼DMA_CHxCR_CIRC_UPD_Msk (0x1U << DMA_CHxCR_CIRC_UPD_Pos) ÁDMA_CHxCR_DIR_Pos 6 ÄDMA_CHxCR_DIR_Msk (0x1U << DMA_CHxCR_DIR_Pos) ÅDMA_CHxCR_DIR_TO_RAM (0x0U << DMA_CHxCR_DIR_Pos) ÆDMA_CHxCR_DIR_TO_PER (0x1U << DMA_CHxCR_DIR_Pos) ÈDMA_CHxCR_BDW_Pos 4 ÍDMA_CHxCR_BDW_Msk (0x3U << DMA_CHxCR_BDW_Pos) ÎDMA_CHxCR_BDW_8BITS (0x0U << DMA_CHxCR_BDW_Pos) ÏDMA_CHxCR_BDW_16BITS (0x1U << DMA_CHxCR_BDW_Pos) ÐDMA_CHxCR_BDW_32BITS (0x2U << DMA_CHxCR_BDW_Pos) ÒDMA_CHxCR_CIRC_Pos 3 ÕDMA_CHxCR_CIRC_Msk (0x1U << DMA_CHxCR_CIRC_Pos) ÙDMA_CHxCR_CHxFTIE_Pos 2 ÜDMA_CHxCR_CHxFTIE_Msk (0x1U << DMA_CHxCR_CHxFTIE_Pos) àDMA_CHxCR_CHxHTIE_Pos 1 ãDMA_CHxCR_CHxHTIE_Msk (0x1U << DMA_CHxCR_CHxHTIE_Pos) çDMA_CHxCR_ChxEN_Pos 0 êDMA_CHxCR_ChxEN_Msk (0x1U << DMA_CHxCR_ChxEN_Pos) îDMA_CHxMAR_CHxMEMAD_Pos 0 ôDMA_CHxMAR_CHxMEMAD_Msk (0xffffffffU << DMA_CHxMAR_CHxMEMAD_Pos) öDMA_CH11CR_CH11TSIZE_Pos 16 ÷DMA_CH11CR_CH11TSIZE_Msk (0x1fffU << DMA_CH11CR_CH11TSIZE_Pos) ùDMA_CH11CR_CH11PRI_Pos 12 þDMA_CH11CR_CH11PRI_Msk (0x3U << DMA_CH11CR_CH11PRI_Pos) ÿDMA_CH11CR_CH11PRI_LOW (0x0U << DMA_CH11CR_CH11PRI_Pos) DMA_CH11CR_CH11PRI_MEDIUM (0x1U << DMA_CH11CR_CH11PRI_Pos) DMA_CH11CR_CH11PRI_HIGH (0x2U << DMA_CH11CR_CH11PRI_Pos) DMA_CH11CR_CH11PRI_VERY_HIGH (0x3U << DMA_CH11CR_CH11PRI_Pos) DMA_CH11CR_CH11DIR_Pos 10 DMA_CH11CR_CH11DIR_Msk (0x1U << DMA_CH11CR_CH11DIR_Pos) DMA_CH11CR_CH11DIR_TO_RAM (0x1U << DMA_CH11CR_CH11DIR_Pos) DMA_CH11CR_CH11DIR_TO_FLASH (0x0U << DMA_CH11CR_CH11DIR_Pos) DMA_CH11CR_CH11RI_Pos 9 DMA_CH11CR_CH11RI_Msk (0x1U << DMA_CH11CR_CH11RI_Pos) DMA_CH11CR_CH11RI_INCREASE (0x1U << DMA_CH11CR_CH11RI_Pos) DMA_CH11CR_CH11RI_DECREASE (0x0U << DMA_CH11CR_CH11RI_Pos) DMA_CH11CR_CH11FI_Pos 8 DMA_CH11CR_CH11FI_Msk (0x1U << DMA_CH11CR_CH11FI_Pos) DMA_CH11CR_CH11FI_INCREASE (0x1U << DMA_CH11CR_CH11FI_Pos) DMA_CH11CR_CH11FI_DECREASE (0x0U << DMA_CH11CR_CH11FI_Pos) DMA_CH11CR_CH11FTIE_Pos 2 DMA_CH11CR_CH11FTIE_Msk (0x1U << DMA_CH11CR_CH11FTIE_Pos) DMA_CH11CR_CH11HTIE_Pos 1 £DMA_CH11CR_CH11HTIE_Msk (0x1U << DMA_CH11CR_CH11HTIE_Pos) §DMA_CH11CR_CH11EN_Pos 0 ªDMA_CH11CR_CH11EN_Msk (0x1U << DMA_CH11CR_CH11EN_Pos) ®DMA_CH11FAR_CH11FLSAD_Pos 0 ±DMA_CH11FAR_CH11FLSAD_Msk (0x7fffU << DMA_CH11FAR_CH11FLSAD_Pos) ³DMA_CH11RAR_CH7RAMAD_Pos 0 µDMA_CH11RAR_CH7RAMAD_Msk (0x7fffU << DMA_CH11RAR_CH7RAMAD_Pos) ·DMA_ISR_DMA_ADDRERR_Pos 28 ¸DMA_ISR_DMA_ADDRERR_Msk (0x1U << DMA_ISR_DMA_ADDRERR_Pos) ºDMA_ISR_DMACHFT_Pos 16 ½DMA_ISR_DMACHFT_Msk (0xfffU << DMA_ISR_DMACHFT_Pos) ¿DMA_ISR_DMACHHT_Pos 0 ÀDMA_ISR_DMACHHT_Msk (0xfffU << DMA_ISR_DMACHHT_Pos) ÂDMA_CHxCSR_CHxTSIZE_SDW_Pos 16 ÃDMA_CHxCSR_CHxTSIZE_SDW_Msk (0x1fffU << DMA_CHxCSR_CHxTSIZE_SDW_Pos) ÅDMA_CHxCSR_CHxINC_SDW_Pos 11 ÆDMA_CHxCSR_CHxINC_SDW_Msk (0x1U << DMA_CHxCSR_CHxINC_SDW_Pos) ÈDMA_CHxMASR_CHxMAD_SDW_Pos 0 ÊDMA_CHxMASR_CHxMAD_SDW_Msk (0xffffffffU << DMA_CHxMASR_CHxMAD_SDW_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_dma.h FM33A0XXEV.h
|
..\Drivers\fm33a0xxev_dma.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM êDMA_CH0 DMA_CH1 DMA_CH2 DMA_CH3 DMA_CH4 DMA_CH5 DMA_CH6 DMA_CH7 DMA_CH8 DMA_CH9 DMA_CH10
|
DMA_CH11 PDMA_CH_Type ß *÷0 CHx j# CHxTSIZE # CHxPRI # CHxINC # CHxSSEL # CHxDIR # CHxBDW # CHxCICR 1 # CHxFTIE 1 # CHxHTIE 1 # CHxEN 1 # CHxRAMAD # CH11RI #$ CH11FI #( CH11FLSAD #, PDMA_InitTypeDef }0 ª « ¬ __FM33A0XXEV_GPIO_H cIS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET)) lIS_GPIO_INTERRUPT_TRIGER_EDGE(EDGE) (((EDGE) == EXTI_RISING) || ((EDGE) == EXTI_FALLING)|| ((EDGE) == EXTI_BOTH)|| ((EDGE) == EXTIDISABLE)) }IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || ((PERIPH) == GPIOB) || ((PERIPH) == GPIOC) || ((PERIPH) == GPIOD) || ((PERIPH) == GPIOE) || ((PERIPH) == GPIOF) || ((PERIPH) == GPIOG))
IS_GPIO_HD_PERIPH(PERIPH) ((PERIPH) == GPIOH) GPIO_Pin_0 ((uint32_t)0x00000001) GPIO_Pin_1 ((uint32_t)0x00000002) GPIO_Pin_2 ((uint32_t)0x00000004) GPIO_Pin_3 ((uint32_t)0x00000008) GPIO_Pin_4 ((uint32_t)0x00000010) GPIO_Pin_5 ((uint32_t)0x00000020) GPIO_Pin_6 ((uint32_t)0x00000040) GPIO_Pin_7 ((uint32_t)0x00000080) GPIO_Pin_8 ((uint32_t)0x00000100) GPIO_Pin_9 ((uint32_t)0x00000200) GPIO_Pin_10 ((uint32_t)0x00000400) GPIO_Pin_11 ((uint32_t)0x00000800) GPIO_Pin_12 ((uint32_t)0x00001000) GPIO_Pin_13 ((uint32_t)0x00002000) GPIO_Pin_14 ((uint32_t)0x00004000) GPIO_Pin_15 ((uint32_t)0x00008000) GPIO_Pin_All ((uint16_t)0xFFFF) IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00)) IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || ((PIN) == GPIO_Pin_1) || ((PIN) == GPIO_Pin_2) || ((PIN) == GPIO_Pin_3) || ((PIN) == GPIO_Pin_4) || ((PIN) == GPIO_Pin_5) || ((PIN) == GPIO_Pin_6) || ((PIN) == GPIO_Pin_7) || ((PIN) == GPIO_Pin_8) || ((PIN) == GPIO_Pin_9) || ((PIN) == GPIO_Pin_10) || ((PIN) == GPIO_Pin_11) || ((PIN) == GPIO_Pin_12) || ((PIN) == GPIO_Pin_13) || ((PIN) == GPIO_Pin_14) || ((PIN) == GPIO_Pin_15)) ¯IS_GET_GPIOH_PIN(PIN) (((PIN) == GPIO_Pin_0) || ((PIN) == GPIO_Pin_1) || ((PIN) == GPIO_Pin_2) || ((PIN) == GPIO_Pin_3)) ·PINWKEN_PD6 7 ¸PINWKEN_PE9 6 ¹PINWKEN_PE2 5 ºPINWKEN_PA13 4 »PINWKEN_PG7 3 ¼PINWKEN_PC13 2 ½PINWKEN_PB0 1 ¾PINWKEN_PF5 0 ÁGPIOx_INEN_INEN_Pos 0 ÂGPIOx_INEN_INEN_Msk (0xffffU << GPIOx_INEN_INEN_Pos) ÈGPIOx_PUEN_PUEN_Pos 0 ÉGPIOx_PUEN_PUEN_Msk (0xffffU << GPIOx_PUEN_PUEN_Pos) ÏGPIOx_ODEN_ODEN_Pos 0 ÐGPIOx_ODEN_ODEN_Msk (0xffffU << GPIOx_ODEN_ODEN_Pos) ÖGPIOx_FCR_Px15FCR_Pos 30 ×GPIOx_FCR_Px15FCR_Msk (0x03U << GPIOx_FCR_Px15FCR_Pos) ÝGPIOx_FCR_Px14FCR_Pos 28 ÞGPIOx_FCR_Px14FCR_Msk (0x03U << GPIOx_FCR_Px14FCR_Pos) äGPIOx_FCR_Px13FCR_Pos 26 åGPIOx_FCR_Px13FCR_Msk (0x03U << GPIOx_FCR_Px13FCR_Pos) ëGPIOx_FCR_Px12FCR_Pos 24 ìGPIOx_FCR_Px12FCR_Msk (0x03U << GPIOx_FCR_Px12FCR_Pos) òGPIOx_FCR_Px11FCR_Pos 22 óGPIOx_FCR_Px11FCR_Msk (0x03U << GPIOx_FCR_Px11FCR_Pos) ùGPIOx_FCR_Px10FCR_Pos 20 úGPIOx_FCR_Px10FCR_Msk (0x03U << GPIOx_FCR_Px10FCR_Pos) GPIOx_FCR_Px9FCR_Pos 18 GPIOx_FCR_Px9FCR_Msk (0x03U << GPIOx_FCR_Px9FCR_Pos) GPIOx_FCR_Px8FCR_Pos 16 GPIOx_FCR_Px8FCR_Msk (0x03U << GPIOx_FCR_Px8FCR_Pos) GPIOx_FCR_Px7FCR_Pos 14 GPIOx_FCR_Px7FCR_Msk (0x03U << GPIOx_FCR_Px7FCR_Pos) GPIOx_FCR_Px6FCR_Pos 12 GPIOx_FCR_Px6FCR_Msk (0x03U << GPIOx_FCR_Px6FCR_Pos) GPIOx_FCR_Px5FCR_Pos 10 GPIOx_FCR_Px5FCR_Msk (0x03U << GPIOx_FCR_Px5FCR_Pos) £GPIOx_FCR_Px4FCR_Pos 8 ¤GPIOx_FCR_Px4FCR_Msk (0x03U << GPIOx_FCR_Px4FCR_Pos) ªGPIOx_FCR_Px3FCR_Pos 6 «GPIOx_FCR_Px3FCR_Msk (0x03U << GPIOx_FCR_Px3FCR_Pos) ±GPIOx_FCR_Px2FCR_Pos 4 ²GPIOx_FCR_Px2FCR_Msk (0x03U << GPIOx_FCR_Px2FCR_Pos) ¸GPIOx_FCR_Px1FCR_Pos 2 ¹GPIOx_FCR_Px1FCR_Msk (0x03U << GPIOx_FCR_Px1FCR_Pos) ¿GPIOx_FCR_Px0FCR_Pos 0 ÀGPIOx_FCR_Px0FCR_Msk (0x03U << GPIOx_FCR_Px0FCR_Pos) ÈGPIOx_DO_DO_Pos 0 ÉGPIOx_DO_DO_Msk (0xffffU << GPIOx_DO_DO_Pos) ÍGPIOx_DSET_DSET_Pos 0 ÎGPIOx_DSET_DSET_Msk (0xffffU << GPIOx_DSET_DSET_Pos) ÔGPIOx_DRST_DRESET_Pos 0 ÕGPIOx_DRST_DRESET_Msk (0xffffU << GPIOx_DRST_DRESET_Pos) ÛGPIOx_DIN_DIN_Pos 0 ÜGPIOx_DIN_DIN_Msk (0xffffU << GPIOx_DIN_DIN_Pos) âGPIOx_DFS_DFS_Pos 0 ãGPIOx_DFS_DFS_Msk (0xffffU << GPIOx_DFS_DFS_Pos) éGPIOx_ANEN_ANEN_Pos 0 êGPIOx_ANEN_ANEN_Msk (0xffffU << GPIOx_ANEN_ANEN_Pos) öGPIO_FOUTSEL_FOUT1SEL_Pos 8 ÷GPIO_FOUTSEL_FOUT1SEL_Msk (0x1fU << GPIO_FOUTSEL_FOUT1SEL_Pos) øGPIO_FOUTSEL_FOUT1SEL_XTLF (0x0U << GPIO_FOUTSEL_FOUT1SEL_Pos) ùGPIO_FOUTSEL_FOUT1SEL_RCLP (0x1U << GPIO_FOUTSEL_FOUT1SEL_Pos) úGPIO_FOUTSEL_FOUT1SEL_RCHFD64 (0x2U << GPIO_FOUTSEL_FOUT1SEL_Pos) ûGPIO_FOUTSEL_FOUT1SEL_LSCLK (0x3U << GPIO_FOUTSEL_FOUT1SEL_Pos) üGPIO_FOUTSEL_FOUT1SEL_AHBCLKD64 (0x4U << GPIO_FOUTSEL_FOUT1SEL_Pos) ýGPIO_FOUTSEL_FOUT1SEL_RTC_TM (0x5U << GPIO_FOUTSEL_FOUT1SEL_Pos) þGPIO_FOUTSEL_FOUT1SEL_PLLHD64 (0x6U << GPIO_FOUTSEL_FOUT1SEL_Pos) ÿGPIO_FOUTSEL_FOUT1SEL_RTCCLK64Hz (0x7U << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_APBCLKD64 (0x8U << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_PLL_L (0x9U << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_RCMF (0xAU << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_RCHF (0xBU << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_XTHFD64 (0xCU << GPIO_FOUTSEL_FOUT1SEL_Pos)
GPIO_FOUTSEL_FOUT1SEL_ADCCLK (0xDU << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_PLL_H (0xEU << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_BOOST_FLAG (0x10U << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT1SEL_AUTOTRIM_OUTPUT (0x11U << GPIO_FOUTSEL_FOUT1SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_Pos 0 GPIO_FOUTSEL_FOUT0SEL_Msk (0x1fU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_XTLF (0x0U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RCLP (0x1U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RCHFD64 (0x2U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_LSCLK (0x3U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_AHBCLKD64 (0x4U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RTC_TM (0x5U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_PLLHD64 (0x6U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RTCCLK64Hz (0x7U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_APBCLKD64 (0x8U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_PLL_L (0x9U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RCMF (0xAU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_RCHF (0xBU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_XTHFD64 (0xCU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_ADCCLK (0xDU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_PLL_H (0xEU << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_FOUTSEL_FOUT0SEL_BOOST_FLAG (0x10U << GPIO_FOUTSEL_FOUT0SEL_Pos) GPIO_IOMCR_IOMUXSEL_Pos 1 GPIO_IOMCR_IOMUXSEL_Msk (0x3U << GPIO_IOMCR_IOMUXSEL_Pos) GPIO_IOMCR_IOMUXSEL_PD6 (0x0U << GPIO_IOMCR_IOMUXSEL_Pos) ¡GPIO_IOMCR_IOMUXSEL_PD7 (0x1U << GPIO_IOMCR_IOMUXSEL_Pos) ¢GPIO_IOMCR_IOMUXSEL_PG2 (0x2U << GPIO_IOMCR_IOMUXSEL_Pos) £GPIO_IOMCR_IOMUXSEL_PG3 (0x3U << GPIO_IOMCR_IOMUXSEL_Pos) ¥GPIO_IOMCR_IOMUXEN_Pos 0 ¦GPIO_IOMCR_IOMCUEN_Msk (0x1U << GPIO_IOMCR_IOMUXEN_Pos) ¨GPIO_PINWKEN_WKISEL_Pos 31 ©GPIO_PINWKEN_WKISEL_Msk (0x1U << GPIO_PINWKEN_WKISEL_Pos) ªGPIO_PINWKEN_WKISEL_NMI (0x0U << GPIO_PINWKEN_WKISEL_Pos) «GPIO_PINWKEN_WKISEL_46 (0x1U << GPIO_PINWKEN_WKISEL_Pos) GPIO_PINWKEN_PINWKSEL_Pos 8 ®GPIO_PINWKEN_PINWKSEL_Msk (0xffffU << GPIO_PINWKEN_PINWKSEL_Pos) ¯GPIO_PINWKEN_PINWKSEL_FALLING 0 °GPIO_PINWKEN_PINWKSEL_RISING 1 ±GPIO_PINWKEN_PINWKSEL_BOTH 2 ³GPIO_PINWKEN_PINWKEN_Pos 0 ´GPIO_PINWKEN_PINWKEN_Msk (0xffU << GPIO_PINWKEN_PINWKEN_Pos) ¸GPIOH_DO_PHDO_Pos 0 ¹GPIOH_DO_PHDO_Msk (0xfU << GPIOH_DO_PHDO_Pos) ¼GPIOH_DIN_PHDIN_Pos 0 ½GPIOH_DIN_PHDIN_Msk (0xfU << GPIOH_DIN_PHDIN_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_gpio.h FM33A0XXEV.h H
|
..\Drivers\fm33a0xxev_gpio.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ¤GPIO_FCR_IN GPIO_FCR_OUT GPIO_FCR_DIG GPIO_FCR_ANA PGPIO_FCR_TypeDef à ÞGPIO_OD_Dis GPIO_OD_En PGPIO_ODEN_TypeDef <)GPIO_PU_Dis GPIO_PU_En PGPIO_PUEN_TypeDef w2ÔGPIO_IN_Dis GPIO_IN_En PGPIO_INEN_TypeDef ²;GPIO_HD_Dis GPIO_HD_En PGPIO_HD_TypeDef íDÌGPIO_ANEN_Dis GPIO_ANEN_En PGPIO_ANEN_TypeDef &M*® Pin # PxFCR $# PxODEN ^# PxPUEN # PxINEN Ô# PGPIO_InitTypeDef eYãBit_RESET Bit_SET PBitAction Æb´EXTI_RISING EXTI_FALLING EXTI_BOTH EXTIDISABLE PGPIOExtiEdge ôk ® ¯ ° __FM33A0XXEV_I2C_H I2C_SEND_STARTBIT(I2Cx) I2Cx_CR_SEN_Setable(I2Cx,ENABLE) I2C_SEND_RESTARTBIT(I2Cx) I2Cx_CR_RSEN_Setable(I2Cx,ENABLE) I2C_SEND_STOPBIT(I2Cx) I2Cx_CR_PEN_Setable(I2Cx,ENABLE) I2C_SEND_ACK_0(I2Cx) I2Cx_SR_ACKMO_Set(I2Cx,I2Cx_SR_ACKMO_RESET) I2C_SEND_ACK_1(I2Cx) I2Cx_SR_ACKMO_Set(I2Cx,I2Cx_SR_ACKMO_SET) !I2Cx_CFGR_AUTOEND_Pos 17 $I2Cx_CFGR_AUTOEND_Msk (0x1U << I2Cx_CFGR_AUTOEND_Pos) %I2Cx_CFGR_AUTOEND_AUTO (0x1U << I2Cx_CFGR_AUTOEND_Pos) &I2Cx_CFGR_AUTOEND_MANUAL (0x0U << I2Cx_CFGR_AUTOEND_Pos) (I2Cx_CFGR_MSP_DMAEN_Pos 16 +I2Cx_CFGR_MSP_DMAEN_Msk (0x1U << I2Cx_CFGR_MSP_DMAEN_Pos) /I2Cx_CFGR_TOEN_Pos 1 2I2Cx_CFGR_TOEN_Msk (0x1U << I2Cx_CFGR_TOEN_Pos) 3I2Cx_CFGR_TOEN_ENABLE (0x1U << I2Cx_CFGR_TOEN_Pos) 4I2Cx_CFGR_TOEN_DISABLE (0x0U << I2Cx_CFGR_TOEN_Pos) 6I2Cx_CFGR_MSPEN_Pos 0 7I2Cx_CFGR_MSPEN_Msk (0x1U << I2Cx_CFGR_MSPEN_Pos) 9I2Cx_CR_RCEN_Pos 3 <I2Cx_CR_RCEN_Msk (0x1U << I2Cx_CR_RCEN_Pos) >I2Cx_CR_PEN_Pos 2 ?I2Cx_CR_PEN_Msk (0x1U << I2Cx_CR_PEN_Pos) AI2Cx_CR_RSEN_Pos 1 BI2Cx_CR_RSEN_Msk (0x1U << I2Cx_CR_RSEN_Pos) DI2Cx_CR_SEN_Pos 0 EI2Cx_CR_SEN_Msk (0x1U << I2Cx_CR_SEN_Pos) GI2Cx_IER_WCOLE_Pos 6 JI2Cx_IER_WCOLE_Msk (0x1U << I2Cx_IER_WCOLE_Pos) NI2Cx_IER_TOE_Pos 5 QI2Cx_IER_TOE_Msk (0x1U << I2Cx_IER_TOE_Pos) SI2Cx_IER_SE_Pos 4 VI2Cx_IER_SE_Msk (0x1U << I2Cx_IER_SE_Pos) ZI2Cx_IER_PE_Pos 3 ]I2Cx_IER_PE_Msk (0x1U << I2Cx_IER_PE_Pos) aI2Cx_IER_NACKE_Pos 2 dI2Cx_IER_NACKE_Msk (0x1U << I2Cx_IER_NACKE_Pos) hI2Cx_IER_TXIE_Pos 1 kI2Cx_IER_TXIE_Msk (0x1U << I2Cx_IER_TXIE_Pos) oI2Cx_IER_RXIE_Pos 0 rI2Cx_IER_RXIE_Msk (0x1U << I2Cx_IER_RXIE_Pos) vI2Cx_ISR_WCOL_Pos 6 zI2Cx_ISR_WCOL_Msk (0x1U << I2Cx_ISR_WCOL_Pos) |I2Cx_ISR_TO_Pos 5 }I2Cx_ISR_TO_Msk (0x1U << I2Cx_ISR_TO_Pos) I2Cx_ISR_S_Pos 4 I2Cx_ISR_S_Msk (0x1U << I2Cx_ISR_S_Pos) I2Cx_ISR_P_Pos 3 I2Cx_ISR_P_Msk (0x1U << I2Cx_ISR_P_Pos) I2Cx_ISR_ACKSTA_Pos 2 I2Cx_ISR_ACKSTA_Msk (0x1U << I2Cx_ISR_ACKSTA_Pos) I2Cx_ISR_TXIF_Pos 1 I2Cx_ISR_TXIF_Msk (0x1U << I2Cx_ISR_TXIF_Pos) I2Cx_ISR_RXIF_Pos 0 I2Cx_ISR_RXIF_Msk (0x1U << I2Cx_ISR_RXIF_Pos) I2Cx_SR_BUSY_Pos 5 I2Cx_SR_BUSY_Msk (0x1U << I2Cx_SR_BUSY_Pos) I2Cx_SR_RW_Pos 4 I2Cx_SR_RW_Msk (0x1U << I2Cx_SR_RW_Pos) I2Cx_SR_BF_Pos 2 ¤I2Cx_SR_BF_Msk (0x1U << I2Cx_SR_BF_Pos) ¦I2Cx_SR_ACKMO_Pos 0 ¬I2Cx_SR_ACKMO_Msk (0x1U << I2Cx_SR_ACKMO_Pos) I2Cx_SR_ACKMO_RESET (0x0U << I2Cx_SR_ACKMO_Pos) ®I2Cx_SR_ACKMO_SET (0x1U << I2Cx_SR_ACKMO_Pos) °I2Cx_BRG_MSPBRGH_Pos 16 ±I2Cx_BRG_MSPBRGH_Msk (0x1ffU << I2Cx_BRG_MSPBRGH_Pos) ³I2Cx_BRG_MSPBRGL_Pos 0 ´I2Cx_BRG_MSPBRGL_Msk (0x1ffU << I2Cx_BRG_MSPBRGL_Pos) ¶I2Cx_BUF_WR_Pos 0 ·I2Cx_BUF_WR_Msk (0xffU << I2Cx_BUF_WR_Pos) ¹I2Cx_TIMING_SDAHD_Pos 0 »I2Cx_TIMING_SDAHD_Msk (0x1ffU << I2Cx_TIMING_SDAHD_Pos) ½I2Cx_TO_TIMEOUT_Pos 0 ¿I2Cx_TO_TIMEOUT_Msk (0xfffU << I2Cx_TO_TIMEOUT_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_i2c.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_i2c.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ² ³ ´ __FM33A0XXEV_IWDT_H IWDT_SERV_IWDTSERV_KEY 0x12345A5AU IWDT_SERV_IWDTSERV_Pos 0 IWDT_SERV_IWDTSERV_Msk (0xffffffffU << IWDT_SERV_IWDTSERV_Pos) IWDT_CFGR_IWDTOVP_Pos 0 "IWDT_CFGR_IWDTOVP_Msk (0x7U << IWDT_CFGR_IWDTOVP_Pos) #IWDT_IWDTOVP_125MS (0x0U << IWDT_CFGR_IWDTOVP_Pos) $IWDT_IWDTOVP_500MS (0x1U << IWDT_CFGR_IWDTOVP_Pos) %IWDT_IWDTOVP_2S (0x2U << IWDT_CFGR_IWDTOVP_Pos) &IWDT_IWDTOVP_8S (0x3U << IWDT_CFGR_IWDTOVP_Pos) (IWDT_IWDTOVP_4096S (0x4U << IWDT_CFGR_IWDTOVP_Pos) *IWDT_CNTR_IWDTCNT_Pos 0 +IWDT_CNTR_IWDTCNT_Msk (0xfffffU << IWDT_CNTR_IWDTCNT_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_iwdt.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_iwdt.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ¶ · ¸ __FM33A0XXEV_LPUART_H LPUARTx_MCTL_FOR9600 (0x00000552<<16) LPUARTx_MCTL_FOR4800 (0x00001EFB<<16) LPUARTx_MCTL_FOR2400 (0x000016DB<<16) LPUARTx_MCTL_FOR1200 (0x00000492<<16) LPUARTx_MCTL_FOR600 (0x000016D6<<16) LPUARTx_MCTL_FOR300 (0x00000842<<16) LPUARTx_CSR_BUSY_Pos 24 #LPUARTx_CSR_BUSY_Msk (0x1U << LPUARTx_CSR_BUSY_Pos) %LPUARTx_CSR_WKBYTECFG_Pos 19 (LPUARTx_CSR_WKBYTECFG_Msk (0x1U << LPUARTx_CSR_WKBYTECFG_Pos) *LPUARTx_CSR_RXEV_Pos 16 0LPUARTx_CSR_RXEV_Msk (0x3U << LPUARTx_CSR_RXEV_Pos) 1LPUARTx_CSR_RXEV_START (0x0U << LPUARTx_CSR_RXEV_Pos) 2LPUARTx_CSR_RXEV_1BYTE (0x1U << LPUARTx_CSR_RXEV_Pos) 3LPUARTx_CSR_RXEV_MATCH (0x2U << LPUARTx_CSR_RXEV_Pos) 4LPUARTx_CSR_RXEV_FALLING (0x3U << LPUARTx_CSR_RXEV_Pos) 6LPUARTx_CSR_IOSWAP_Pos 11 9LPUARTx_CSR_IOSWAP_Msk (0x1U << LPUARTx_CSR_IOSWAP_Pos) :LPUARTx_CSR_IOSWAP_DEFUALT (0x0U << LPUARTx_CSR_IOSWAP_Pos) ;LPUARTx_CSR_IOSWAP_SWAP (0x1U << LPUARTx_CSR_IOSWAP_Pos) >LPUARTx_CSR_DMATXIFCFG_Pos 10 ALPUARTx_CSR_DMATXIFCFG_Msk (0x1U << LPUARTx_CSR_DMATXIFCFG_Pos) ELPUARTx_CSR_BITORD_Pos 9 HLPUARTx_CSR_BITORD_Msk (0x1U << LPUARTx_CSR_BITORD_Pos) ILPUARTx_CSR_BITORD_LSB (0x0U << LPUARTx_CSR_BITORD_Pos) JLPUARTx_CSR_BITORD_MSB (0x1U << LPUARTx_CSR_BITORD_Pos) LLPUARTx_CSR_STOPCFG_Pos 8 OLPUARTx_CSR_STOPCFG_Msk (0x1U << LPUARTx_CSR_STOPCFG_Pos) PLPUARTx_CSR_STOPCFG_1STOP (0x0U << LPUARTx_CSR_STOPCFG_Pos) QLPUARTx_CSR_STOPCFG_2STOP (0x1U << LPUARTx_CSR_STOPCFG_Pos) SLPUARTx_CSR_PDSEL_Pos 6 YLPUARTx_CSR_PDSEL_Msk (0x3U << LPUARTx_CSR_PDSEL_Pos) ZLPUARTx_CSR_PDSEL_7BITS (0x0U << LPUARTx_CSR_PDSEL_Pos) [LPUARTx_CSR_PDSEL_8BITS (0x1U << LPUARTx_CSR_PDSEL_Pos) \LPUARTx_CSR_PDSEL_9BITS (0x2U << LPUARTx_CSR_PDSEL_Pos) ]LPUARTx_CSR_PDSEL_6BITS (0x3U << LPUARTx_CSR_PDSEL_Pos) _LPUARTx_CSR_PARITY_Pos 4 dLPUARTx_CSR_PARITY_Msk (0x3U << LPUARTx_CSR_PARITY_Pos) eLPUARTx_CSR_PARITY_NON (0x0U << LPUARTx_CSR_PARITY_Pos) fLPUARTx_CSR_PARITY_EVEN (0x1U << LPUARTx_CSR_PARITY_Pos) gLPUARTx_CSR_PARITY_ODD (0x2U << LPUARTx_CSR_PARITY_Pos) iLPUARTx_CSR_RXPOL_Pos 3 lLPUARTx_CSR_RXPOL_Msk (0x1U << LPUARTx_CSR_RXPOL_Pos) mLPUARTx_CSR_RXPOL_POS (0x0U << LPUARTx_CSR_RXPOL_Pos) nLPUARTx_CSR_RXPOL_NEG (0x1U << LPUARTx_CSR_RXPOL_Pos) pLPUARTx_CSR_TXPOL_Pos 2 sLPUARTx_CSR_TXPOL_Msk (0x1U << LPUARTx_CSR_TXPOL_Pos) tLPUARTx_CSR_TXPOL_POS (0x0U << LPUARTx_CSR_TXPOL_Pos) uLPUARTx_CSR_TXPOL_NEG (0x1U << LPUARTx_CSR_TXPOL_Pos) wLPUARTx_CSR_RXEN_Pos 1 xLPUARTx_CSR_RXEN_Msk (0x1U << LPUARTx_CSR_RXEN_Pos) zLPUARTx_CSR_TXEN_Pos 0 {LPUARTx_CSR_TXEN_Msk (0x1U << LPUARTx_CSR_TXEN_Pos) }LPUARTx_IER_RXEV_IE_Pos 12 ~LPUARTx_IER_RXEV_IE_Msk (0x1U << LPUARTx_IER_RXEV_IE_Pos) LPUARTx_IER_RXERR_IE_Pos 10 LPUARTx_IER_RXERR_IE_Msk (0x1U << LPUARTx_IER_RXERR_IE_Pos) LPUARTx_IER_RXBF_IE_Pos 8 LPUARTx_IER_RXBF_IE_Msk (0x1U << LPUARTx_IER_RXBF_IE_Pos) LPUARTx_IER_TXBE_IE_Pos 1 LPUARTx_IER_TXBE_IE_Msk (0x1U << LPUARTx_IER_TXBE_IE_Pos) LPUARTx_IER_TXSE_IE_Pos 0 LPUARTx_IER_TXSE_IE_Msk (0x1U << LPUARTx_IER_TXSE_IE_Pos) LPUARTx_ISR_RXEVF_Pos 24 LPUARTx_ISR_RXEVF_Msk (0x1U << LPUARTx_ISR_RXEVF_Pos) LPUARTx_ISR_TXOV_Pos 19 LPUARTx_ISR_TXOV_Msk (0x1U << LPUARTx_ISR_TXOV_Pos) LPUARTx_ISR_PERR_Pos 18 LPUARTx_ISR_PERR_Msk (0x1U << LPUARTx_ISR_PERR_Pos) LPUARTx_ISR_FERR_Pos 17 LPUARTx_ISR_FERR_Msk (0x1U << LPUARTx_ISR_FERR_Pos) LPUARTx_ISR_OERR_Pos 16 LPUARTx_ISR_OERR_Msk (0x1U << LPUARTx_ISR_OERR_Pos) LPUARTx_ISR_RXBF_Pos 8 LPUARTx_ISR_RXBF_Msk (0x1U << LPUARTx_ISR_RXBF_Pos) LPUARTx_ISR_TXBE_Pos 1 ¡LPUARTx_ISR_TXBE_Msk (0x1U << LPUARTx_ISR_TXBE_Pos) £LPUARTx_ISR_TXSE_Pos 0 ¤LPUARTx_ISR_TXSE_Msk (0x1U << LPUARTx_ISR_TXSE_Pos) ¦LPUARTx_BMR_MCTL_Pos 16 §LPUARTx_BMR_MCTL_Msk (0x1fffU << LPUARTx_BMR_MCTL_Pos) ©LPUARTx_BMR_BAUD_Pos 0 °LPUARTx_BMR_BAUD_Msk (0x7U << LPUARTx_BMR_BAUD_Pos) ±LPUARTx_BMR_BAUD_9600 (0x0U << LPUARTx_BMR_BAUD_Pos) ²LPUARTx_BMR_BAUD_4800 (0x1U << LPUARTx_BMR_BAUD_Pos) ³LPUARTx_BMR_BAUD_2400 (0x2U << LPUARTx_BMR_BAUD_Pos) ´LPUARTx_BMR_BAUD_1200 (0x3U << LPUARTx_BMR_BAUD_Pos) µLPUARTx_BMR_BAUD_600 (0x4U << LPUARTx_BMR_BAUD_Pos) ¶LPUARTx_BMR_BAUD_300 (0x5U << LPUARTx_BMR_BAUD_Pos) ¸LPUARTx_RXBUF_RXBUF_Pos 0 ¹LPUARTx_RXBUF_RXBUF_Msk (0x1ffU << LPUARTx_RXBUF_RXBUF_Pos) »LPUARTx_TXBUF_TXBUF_Pos 0 ¼LPUARTx_TXBUF_TXBUF_Msk (0x1ffU << LPUARTx_TXBUF_TXBUF_Pos) ¾LPUARTx_DMR_MATD_Pos 0 ÀLPUARTx_DMR_MATD_Msk (0x1ffU << LPUARTx_DMR_MATD_Pos) ` W ..\Drivers\ ..\Core\Include\ fm33a0xxev_lpuart.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_lpuart.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM º » ¼ __FM33A0XXEV_FLASH_H FLS_RDCR_WAIT_Pos 0 FLS_RDCR_WAIT_Msk (0x3U << FLS_RDCR_WAIT_Pos) FLS_RDCR_WAIT_0CYCLE (0x0U << FLS_RDCR_WAIT_Pos) FLS_RDCR_WAIT_1CYCLE (0x1U << FLS_RDCR_WAIT_Pos) !FLS_RDCR_WAIT_2CYCLE (0x2U << FLS_RDCR_WAIT_Pos) #FLS_PFCR_PRFTEN_Pos 0 &FLS_PFCR_PRFTEN_Msk (0x1U << FLS_PFCR_PRFTEN_Pos) *FLS_OPTBR_DBGCFGEN_Pos 31 +FLS_OPTBR_DBGCFGEN_Msk (0x1U << FLS_OPTBR_DBGCFGEN_Pos) -FLS_OPTBR_IF2LOCK_Pos 18 0FLS_OPTBR_IF2LOCK_Msk (0x1U << FLS_OPTBR_IF2LOCK_Pos) 2FLS_OPTBR_IF1LOCK_Pos 17 5FLS_OPTBR_IF1LOCK_Msk (0x1U << FLS_OPTBR_IF1LOCK_Pos) 7FLS_OPTBR_DFLSEN_Pos 10 :FLS_OPTBR_DFLSEN_Msk (0x1U << FLS_OPTBR_DFLSEN_Pos) >FLS_OPTBR_BTSEN_Pos 8 AFLS_OPTBR_BTSEN_Msk (0x3U << FLS_OPTBR_BTSEN_Pos) GFLS_OPTBR_ACLOCKEN_Pos 4 JFLS_OPTBR_ACLOCKEN_Msk (0x3U << FLS_OPTBR_ACLOCKEN_Pos) PFLS_OPTBR_DBRDPEN_Pos 0 SFLS_OPTBR_DBRDPEN_Msk (0xfU << FLS_OPTBR_DBRDPEN_Pos) YFLS_OPTBR_LOCK1_Pos 0 ZFLS_OPTBR_LOCK1_Msk (0xffffffffU << FLS_OPTBR_LOCK1_Pos) \FLS_OPTBR_LOCK2_Pos 0 ]FLS_OPTBR_LOCK2_Msk (0xffffffffU << FLS_OPTBR_LOCK2_Pos) _FLS_OPTBR_LOCK3_Pos 0 `FLS_OPTBR_LOCK3_Msk (0xffffffffU << FLS_OPTBR_LOCK3_Pos) bFLS_OPTBR_LOCK4_Pos 0 cFLS_OPTBR_LOCK4_Msk (0xffffffffU << FLS_OPTBR_LOCK4_Pos) eFLS_EPCR_ERTYPE_Pos 8 iFLS_EPCR_ERTYPE_Msk (0x3U << FLS_EPCR_ERTYPE_Pos) jFLS_EPCR_ERTYPE_PAGE (0x0U << FLS_EPCR_ERTYPE_Pos) kFLS_EPCR_ERTYPE_SECTOR (0x1U << FLS_EPCR_ERTYPE_Pos) lFLS_EPCR_ERTYPE_CHIP_ERASE (0x2U << FLS_EPCR_ERTYPE_Pos) nFLS_EPCR_PREQ_Pos 1 pFLS_EPCR_PREQ_Msk (0x1U << FLS_EPCR_PREQ_Pos) rFLS_EPCR_EREQ_Pos 0 tFLS_EPCR_EREQ_Msk (0x1U << FLS_EPCR_EREQ_Pos) vFLS_KEY_KEY_Pos 0 wFLS_KEY_KEY_Msk (0xffffffffU << FLS_KEY_KEY_Pos) yFLS_IER_OTPIE_Pos 11 zFLS_IER_OTPIE_Msk (0x1U << FLS_IER_OTPIE_Pos) |FLS_IER_AUTHIE_Pos 10 }FLS_IER_AUTHIE_Msk (0x1U << FLS_IER_AUTHIE_Pos) FLS_IER_KEYIE_Pos 9 FLS_IER_KEYIE_Msk (0x1U << FLS_IER_KEYIE_Pos) FLS_IER_CKIE_Pos 8 FLS_IER_CKIE_Msk (0x1U << FLS_IER_CKIE_Pos)
FLS_IER_PRDIE_Pos 1 FLS_IER_PRDIE_Msk (0x1U << FLS_IER_PRDIE_Pos) FLS_IER_ERDIE_Pos 0 FLS_IER_ERDIE_Msk (0x1U << FLS_IER_ERDIE_Pos) FLS_ISR_KEYSTA_Pos 17 FLS_ISR_KEYSTA_Msk (0x7U << FLS_ISR_KEYSTA_Pos) FLS_ISR_KEYSTA_KEY_NONE_PROTECT (0x0U << FLS_ISR_KEYSTA_Pos) FLS_ISR_KEYSTA_CHIP_ERASE (0x1U << FLS_ISR_KEYSTA_Pos) FLS_ISR_KEYSTA_SECTOR_ERASE (0x2U << FLS_ISR_KEYSTA_Pos) FLS_ISR_KEYSTA_PROGRAM (0x3U << FLS_ISR_KEYSTA_Pos) FLS_ISR_KEYSTA_KEY_ERR_PROTECT (0x4U << FLS_ISR_KEYSTA_Pos) FLS_ISR_BTSF_Pos 16 FLS_ISR_BTSF_Msk (0x1U << FLS_ISR_BTSF_Pos) FLS_ISR_BTSF_START_0000H (0x0U << FLS_ISR_BTSF_Pos) FLS_ISR_BTSF_START_2000H (0x1U << FLS_ISR_BTSF_Pos) FLS_ISR_OTPERR_Pos 11 £FLS_ISR_OTPERR_Msk (0x1U << FLS_ISR_OTPERR_Pos) ¥FLS_ISR_AUTHERR_Pos 10 ¨FLS_ISR_AUTHERR_Msk (0x1U << FLS_ISR_AUTHERR_Pos) ªFLS_ISR_KEYERR_Pos 9 «FLS_ISR_KEYERR_Msk (0x1U << FLS_ISR_KEYERR_Pos) FLS_ISR_CKERR_Pos 8 ®FLS_ISR_CKERR_Msk (0x1U << FLS_ISR_CKERR_Pos) °FLS_ISR_PRD_Pos 1 ±FLS_ISR_PRD_Msk (0x1U << FLS_ISR_PRD_Pos) ³FLS_ISR_ERD_Pos 0 ´FLS_ISR_ERD_Msk (0x1U << FLS_ISR_ERD_Pos) ` V ..\Drivers\ ..\Core\Include\ fm33a0xxev_flash.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_flash.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ¾ ¿ À __FM33A0XXEV_PMU_H PMU_CR_LDO15EN_Pos 17 #PMU_CR_LDO15EN_Msk (0x1U << PMU_CR_LDO15EN_Pos) %PMU_CR_LDO15EN_B_Pos 16 &PMU_CR_LDO15EN_B_Msk (0x1U << PMU_CR_LDO15EN_B_Pos) (PMU_CR_WKFSEL_Pos 10 -PMU_CR_WKFSEL_Msk (0x3U << PMU_CR_WKFSEL_Pos) .PMU_CR_WKFSEL_RCHF_8M (0x0U << PMU_CR_WKFSEL_Pos) /PMU_CR_WKFSEL_RCHF_16M (0x1U << PMU_CR_WKFSEL_Pos) 0PMU_CR_WKFSEL_RCHF_24M (0x2U << PMU_CR_WKFSEL_Pos) 1PMU_CR_WKFSEL_RCHF_32M (0x3U << PMU_CR_WKFSEL_Pos) 3PMU_CR_SLPDP_Pos 9 8PMU_CR_SLPDP_Msk (0x1U << PMU_CR_SLPDP_Pos) 9PMU_CR_SLPDP_DEEPSLEEP (0x1U << PMU_CR_SLPDP_Pos) :PMU_CR_SLPDP_SLEEP (0x0U << PMU_CR_SLPDP_Pos) <PMU_CR_CVS_Pos 8 @PMU_CR_CVS_Msk (0x1U << PMU_CR_CVS_Pos) APMU_CR_CVS_DISABLE (0x0U << PMU_CR_CVS_Pos) BPMU_CR_CVS_ENABLE (0x1U << PMU_CR_CVS_Pos) DPMU_CR_PMOD_Pos 0 IPMU_CR_PMOD_Msk (0x3U << PMU_CR_PMOD_Pos) JPMU_CR_PMOD_ACTIVE (0x0U << PMU_CR_PMOD_Pos) KPMU_CR_PMOD_LPRUN (0x1U << PMU_CR_PMOD_Pos) LPMU_CR_PMOD_SLEEP (0x2U << PMU_CR_PMOD_Pos) NPMU_WKTR_STPCLR_Pos 2 QPMU_WKTR_STPCLR_Msk (0x1U << PMU_WKTR_STPCLR_Pos) RPMU_WKTR_STPCLR_SYN (0x0U << PMU_WKTR_STPCLR_Pos) SPMU_WKTR_STPCLR_ASY (0x1U << PMU_WKTR_STPCLR_Pos) UPMU_WKTR_T1A_Pos 0 [PMU_WKTR_T1A_Msk (0x3U << PMU_WKTR_T1A_Pos) \PMU_WKTR_T1A_0US (0x0U << PMU_WKTR_T1A_Pos) ]PMU_WKTR_T1A_2US (0x1U << PMU_WKTR_T1A_Pos) ^PMU_WKTR_T1A_4US (0x2U << PMU_WKTR_T1A_Pos) _PMU_WKTR_T1A_8US (0x3U << PMU_WKTR_T1A_Pos) aPMU_WKFR_ADCWKF_Pos 31 bPMU_WKFR_ADCWKF_Msk (0x1U << PMU_WKFR_ADCWKF_Pos) dPMU_WKFR_RTCWKF_Pos 28 ePMU_WKFR_RTCWKF_Msk (0x1U << PMU_WKFR_RTCWKF_Pos) gPMU_WKFR_SVDWKF_Pos 27 hPMU_WKFR_SVDWKF_Msk (0x1U << PMU_WKFR_SVDWKF_Pos) jPMU_WKFR_LFDETWKF_Pos 26 kPMU_WKFR_LFDETWKF_Msk (0x1U << PMU_WKFR_LFDETWKF_Pos) mPMU_WKFR_IOWKF_Pos 24 nPMU_WKFR_IOWKF_Msk (0x1U << PMU_WKFR_IOWKF_Pos) pPMU_WKFR_LPU1WKF_Pos 21 qPMU_WKFR_LPU1WKF_Msk (0x1U << PMU_WKFR_LPU1WKF_Pos) sPMU_WKFR_LPU0WKF_Pos 20 tPMU_WKFR_LPU0WKF_Msk (0x1U << PMU_WKFR_LPU0WKF_Pos) vPMU_WKFR_COMP_OOWF_Pos 19 wPMU_WKFR_COMP_OOWF_Msk (0x1U << PMU_WKFR_COMP_OOWF_Pos) yPMU_WKFR_COMP_WINF_Pos 18 zPMU_WKFR_COMP_WINF_Msk (0x1U << PMU_WKFR_COMP_WINF_Pos) |PMU_WKFR_COMP2WKF_Pos 17 }PMU_WKFR_COMP2WKF_Msk (0x1U << PMU_WKFR_COMP2WKF_Pos) PMU_WKFR_COMP1WKF_Pos 16 PMU_WKFR_COMP1WKF_Msk (0x1U << PMU_WKFR_COMP1WKF_Pos) PMU_WKFR_LPTWKF_Pos 10 PMU_WKFR_LPTWKF_Msk (0x1U << PMU_WKFR_LPTWKF_Pos)
PMU_WKFR_BSTWKF_Pos 9 PMU_WKFR_BSTWKF_Msk (0x1U << PMU_WKFR_BSTWKF_Pos) PMU_WKFR_DBGWKF_Pos 8 PMU_WKFR_DBGWKF_Msk (0x1U << PMU_WKFR_DBGWKF_Pos) PMU_IER_SLPEIE_Pos 1 PMU_IER_SLPEIE_Msk (0x1U << PMU_IER_SLPEIE_Pos) PMU_IER_RTCEIE_Pos 0 PMU_IER_RTCEIE_Msk (0x1U << PMU_IER_RTCEIE_Pos) PMU_ISR_SLPEIF_Pos 1 PMU_ISR_SLPEIF_Msk (0x1U << PMU_ISR_SLPEIF_Pos) PMU_ISR_RTCEIF_Pos 0 ¢PMU_ISR_RTCEIF_Msk (0x1U << PMU_ISR_RTCEIF_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_pmu.h FM33A0XXEV.h H
|
..\Drivers\fm33a0xxev_pmu.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *¨ PMOD # SLPDP # CVS 1 # SCR # TIA # PPMU_SleepCfg_InitTypeDef ß Â Ã Ä __FM33A0XXEV_CMU_H HXVAR(object,addr) (*((object *) (addr))) const_rchf_Trim8 HXVAR( uint32_t, 0x1FFFFB40 ) const_rchf_Trim16 HXVAR( uint32_t, 0x1FFFFB3C ) const_rchf_Trim24 HXVAR( uint32_t, 0x1FFFFB38 ) const_rchf_Trim32 HXVAR( uint32_t, 0x1FFFFB34) !__XTHF_CLOCK (12000000) RCMU_SYSCLKCR_SLP_ENEXTI_Pos 25 SCMU_SYSCLKCR_SLP_ENEXTI_Msk (0x1U << CMU_SYSCLKCR_SLP_ENEXTI_Pos) UCMU_SYSCLKCR_APBPRES_Pos 16 [CMU_SYSCLKCR_APBPRES_Msk (0x7U << CMU_SYSCLKCR_APBPRES_Pos) \CMU_SYSCLKCR_APBPRES_DIV1 (0x0U << CMU_SYSCLKCR_APBPRES_Pos) ]CMU_SYSCLKCR_APBPRES_DIV2 (0x4U << CMU_SYSCLKCR_APBPRES_Pos) ^CMU_SYSCLKCR_APBPRES_DIV4 (0x5U << CMU_SYSCLKCR_APBPRES_Pos) _CMU_SYSCLKCR_APBPRES_DIV8 (0x6U << CMU_SYSCLKCR_APBPRES_Pos) `CMU_SYSCLKCR_APBPRES_DIV16 (0x7U << CMU_SYSCLKCR_APBPRES_Pos) bCMU_SYSCLKCR_AHBPRES_Pos 8 hCMU_SYSCLKCR_AHBPRES_Msk (0x7U << CMU_SYSCLKCR_AHBPRES_Pos) iCMU_SYSCLKCR_AHBPRES_DIV1 (0x0U << CMU_SYSCLKCR_AHBPRES_Pos) jCMU_SYSCLKCR_AHBPRES_DIV2 (0x4U << CMU_SYSCLKCR_AHBPRES_Pos) kCMU_SYSCLKCR_AHBPRES_DIV4 (0x5U << CMU_SYSCLKCR_AHBPRES_Pos) lCMU_SYSCLKCR_AHBPRES_DIV8 (0x6U << CMU_SYSCLKCR_AHBPRES_Pos) mCMU_SYSCLKCR_AHBPRES_DIV16 (0x7U << CMU_SYSCLKCR_AHBPRES_Pos) oCMU_SYSCLKCR_STCLKSEL_Pos 6 tCMU_SYSCLKCR_STCLKSEL_Msk (0x3U << CMU_SYSCLKCR_STCLKSEL_Pos) uCMU_SYSCLKCR_STCLKSEL_SCLK (0x0U << CMU_SYSCLKCR_STCLKSEL_Pos) vCMU_SYSCLKCR_STCLKSEL_LSCLK (0x1U << CMU_SYSCLKCR_STCLKSEL_Pos) wCMU_SYSCLKCR_STCLKSEL_RC4M (0x2U << CMU_SYSCLKCR_STCLKSEL_Pos) xCMU_SYSCLKCR_STCLKSEL_SYSCLK (0x3U << CMU_SYSCLKCR_STCLKSEL_Pos) zCMU_SYSCLKCR_SYSCLKSEL_Pos 0 {CMU_SYSCLKCR_SYSCLKSEL_Msk (0x7U << CMU_SYSCLKCR_SYSCLKSEL_Pos) |CMU_SYSCLKCR_SYSCLKSEL_RCHF (0x0U << CMU_SYSCLKCR_SYSCLKSEL_Pos) }CMU_SYSCLKCR_SYSCLKSEL_XTHF (0x1U << CMU_SYSCLKCR_SYSCLKSEL_Pos) ~CMU_SYSCLKCR_SYSCLKSEL_PLL_H (0x2U << CMU_SYSCLKCR_SYSCLKSEL_Pos) CMU_SYSCLKCR_SYSCLKSEL_LSCLK (0x3U << CMU_SYSCLKCR_SYSCLKSEL_Pos) CMU_RCHFCR_FSEL_Pos 16 CMU_RCHFCR_FSEL_Msk (0xfU << CMU_RCHFCR_FSEL_Pos) CMU_RCHFCR_FSEL_8MHZ (0x0U << CMU_RCHFCR_FSEL_Pos) CMU_RCHFCR_FSEL_16MHZ (0x1U << CMU_RCHFCR_FSEL_Pos) CMU_RCHFCR_FSEL_24MHZ (0x2U << CMU_RCHFCR_FSEL_Pos) CMU_RCHFCR_FSEL_32MHZ (0x3U << CMU_RCHFCR_FSEL_Pos) CMU_RCHFCR_RCHFEN_Pos 0 CMU_RCHFCR_RCHFEN_Msk (0x1U << CMU_RCHFCR_RCHFEN_Pos) CMU_RCHFTR_RCHFTRIM_Pos 0 CMU_RCHFTR_RCHFTRIM_Msk (0xffU << CMU_RCHFTR_RCHFTRIM_Pos) CMU_PLLLCR_PLLDB_Pos 16 CMU_PLLLCR_PLLDB_Msk (0x3ffU << CMU_PLLLCR_PLLDB_Pos) CMU_PLLLCR_LOCKED_Pos 7 CMU_PLLLCR_LOCKED_Msk (0x1U << CMU_PLLLCR_LOCKED_Pos) CMU_PLLLCR_PLLEN_Pos 0 £CMU_PLLLCR_PLLEN_Msk (0x1U << CMU_PLLLCR_PLLEN_Pos) ¥CMU_PLLHCR_PLLHDB_Pos 16 ¨CMU_PLLHCR_PLLHDB_Msk (0x3ffU << CMU_PLLHCR_PLLHDB_Pos) ©CMU_PLLHCR_PLLHDB_X32 (0x1fU << CMU_PLLHCR_PLLHDB_Pos) ªCMU_PLLHCR_PLLHDB_X48 (0x2fU << CMU_PLLHCR_PLLHDB_Pos) «CMU_PLLHCR_PLLHDB_X64 (0x3fU << CMU_PLLHCR_PLLHDB_Pos) CMU_PLLHCR_LOCKED_Pos 7 °CMU_PLLHCR_LOCKED_Msk (0x1U << CMU_PLLHCR_LOCKED_Pos) ²CMU_PLLHCR_REFPRSC_Pos 4 »CMU_PLLHCR_REFPRSC_Msk (0x7U << CMU_PLLHCR_REFPRSC_Pos) ¼CMU_PLLHCR_REFPRSC_DIV1 (0x0U << CMU_PLLHCR_REFPRSC_Pos) ½CMU_PLLHCR_REFPRSC_DIV2 (0x1U << CMU_PLLHCR_REFPRSC_Pos) ¾CMU_PLLHCR_REFPRSC_DIV4 (0x2U << CMU_PLLHCR_REFPRSC_Pos) ¿CMU_PLLHCR_REFPRSC_DIV8 (0x3U << CMU_PLLHCR_REFPRSC_Pos) ÀCMU_PLLHCR_REFPRSC_DIV12 (0x4U << CMU_PLLHCR_REFPRSC_Pos) ÁCMU_PLLHCR_REFPRSC_DIV16 (0x5U << CMU_PLLHCR_REFPRSC_Pos) ÂCMU_PLLHCR_REFPRSC_DIV24 (0x6U << CMU_PLLHCR_REFPRSC_Pos) ÃCMU_PLLHCR_REFPRSC_DIV32 (0x7U << CMU_PLLHCR_REFPRSC_Pos) ÅCMU_PLLHCR_OSEL_Pos 3 ÈCMU_PLLHCR_OSEL_Msk (0x1U << CMU_PLLHCR_OSEL_Pos) ÉCMU_PLLHCR_OSEL_X1 (0x0U << CMU_PLLHCR_OSEL_Pos) ÊCMU_PLLHCR_OSEL_X2 (0x1U << CMU_PLLHCR_OSEL_Pos) ÌCMU_PLLHCR_INSEL_Pos 1 ÏCMU_PLLHCR_INSEL_Msk (0x1U << CMU_PLLHCR_INSEL_Pos) ÐCMU_PLLHCR_INSEL_RCHF (0x0U << CMU_PLLHCR_INSEL_Pos) ÑCMU_PLLHCR_INSEL_XTHF (0x1U << CMU_PLLHCR_INSEL_Pos) ÓCMU_PLLHCR_EN_Pos 0 ÖCMU_PLLHCR_EN_Msk (0x1U << CMU_PLLHCR_EN_Pos) ØCMU_XTHFCR_XTHF_CFG_Pos 8 ÛCMU_XTHFCR_XTHF_CFG_Msk (0x7U << CMU_XTHFCR_XTHF_CFG_Pos) ÜCMU_XTHFCR_XTHF_CFG_MIN (0x0U << CMU_XTHFCR_XTHF_CFG_Pos) ÝCMU_XTHFCR_XTHF_CFG_MAX (0x7U << CMU_XTHFCR_XTHF_CFG_Pos) ßCMU_XTHFCR_XTHFEN_Pos 0 âCMU_XTHFCR_XTHFEN_Msk (0x1U << CMU_XTHFCR_XTHFEN_Pos) æCMU_IER_SYSCSE_IE_Pos 1 çCMU_IER_SYSCSE_IE_Msk (0x1U << CMU_IER_SYSCSE_IE_Pos) éCMU_IER_HFDET_IE_Pos 0 êCMU_IER_HFDET_IE_Msk (0x1U << CMU_IER_HFDET_IE_Pos) íCMU_ISR_HFDETO_Pos 8 ðCMU_ISR_HFDETO_Msk (0x1U << CMU_ISR_HFDETO_Pos) òCMU_ISR_SYSCSE_IF_Pos 1 óCMU_ISR_SYSCSE_IF_Msk (0x1U << CMU_ISR_SYSCSE_IF_Pos) õCMU_ISR_HFDET_IF_Pos 0 öCMU_ISR_HFDET_IF_Msk (0x1U << CMU_ISR_HFDET_IF_Pos) øCMU_PCLKCR1_COMP_PCE_Pos 9 ùCMU_PCLKCR1_COMP_PCE_Msk (0x1U << CMU_PCLKCR1_COMP_PCE_Pos) ûCMU_PCLKCR1_SVD_PCE_Pos 8 üCMU_PCLKCR1_SVD_PCE_Msk (0x1U << CMU_PCLKCR1_SVD_PCE_Pos) þCMU_PCLKCR1_PAD_PCE_Pos 7 ÿCMU_PCLKCR1_PAD_PCE_Msk (0x1U << CMU_PCLKCR1_PAD_PCE_Pos) CMU_PCLKCR1_ANAC_PCE_Pos 6 CMU_PCLKCR1_ANAC_PCE_Msk (0x1U << CMU_PCLKCR1_ANAC_PCE_Pos)
CMU_PCLKCR1_IWDT_PCE_Pos 5 CMU_PCLKCR1_IWDT_PCE_Msk (0x1U << CMU_PCLKCR1_IWDT_PCE_Pos) CMU_PCLKCR1_SCU_PCE_Pos 4 CMU_PCLKCR1_SCU_PCE_Msk (0x1U << CMU_PCLKCR1_SCU_PCE_Pos) CMU_PCLKCR1_PMU_PCE_Pos 3 CMU_PCLKCR1_PMU_PCE_Msk (0x1U << CMU_PCLKCR1_PMU_PCE_Pos) CMU_PCLKCR1_RTC_PCE_Pos 2 CMU_PCLKCR1_RTC_PCE_Msk (0x1U << CMU_PCLKCR1_RTC_PCE_Pos) CMU_PCLKCR1_LPT_PCE_Pos 0 CMU_PCLKCR1_LPT_PCE_Msk (0x1U << CMU_PCLKCR1_LPT_PCE_Pos) CMU_PCLKCR2_PAE_PCE_Pos 17 CMU_PCLKCR2_PAE_PCE_Msk (0x1U << CMU_PCLKCR2_PAE_PCE_Pos) CMU_PCLKCR2_SHA_PCE_Pos 16 CMU_PCLKCR2_SHA_PCE_Msk (0x1U << CMU_PCLKCR2_SHA_PCE_Pos) CMU_PCLKCR2_CIC_PCE_Pos 8 CMU_PCLKCR2_CIC_PCE_Msk (0x1U << CMU_PCLKCR2_CIC_PCE_Pos) CMU_PCLKCR2_WWDT_PCE_Pos 7 CMU_PCLKCR2_WWDT_PCE_Msk (0x1U << CMU_PCLKCR2_WWDT_PCE_Pos) CMU_PCLKCR2_RAMBIST_PCE_Pos 6 ¡CMU_PCLKCR2_RAMBIST_PCE_Msk (0x1U << CMU_PCLKCR2_RAMBIST_PCE_Pos) £CMU_PCLKCR2_NVM_PCE_Pos 5 ¤CMU_PCLKCR2_NVM_PCE_Msk (0x1U << CMU_PCLKCR2_NVM_PCE_Pos) ¦CMU_PCLKCR2_DMA_PCE_Pos 4 §CMU_PCLKCR2_DMA_PCE_Msk (0x1U << CMU_PCLKCR2_DMA_PCE_Pos) ©CMU_PCLKCR2_LCD_PCE_Pos 3 ªCMU_PCLKCR2_LCD_PCE_Msk (0x1U << CMU_PCLKCR2_LCD_PCE_Pos) ¬CMU_PCLKCR2_AES_PCE_Pos 2 CMU_PCLKCR2_AES_PCE_Msk (0x1U << CMU_PCLKCR2_AES_PCE_Pos) ¯CMU_PCLKCR2_TRNG_PCE_Pos 1 °CMU_PCLKCR2_TRNG_PCE_Msk (0x1U << CMU_PCLKCR2_TRNG_PCE_Pos) ²CMU_PCLKCR2_CRC_PCE_Pos 0 ³CMU_PCLKCR2_CRC_PCE_Msk (0x1U << CMU_PCLKCR2_CRC_PCE_Pos) µCMU_PCLKCR3_I2C1_PCE_Pos 25 ¶CMU_PCLKCR3_I2C1_PCE_Msk (0x1U << CMU_PCLKCR3_I2C1_PCE_Pos) ¸CMU_PCLKCR3_I2C0_PCE_Pos 24 ¹CMU_PCLKCR3_I2C0_PCE_Msk (0x1U << CMU_PCLKCR3_I2C0_PCE_Pos) »CMU_PCLKCR3_LPUART1_PCE_Pos 18 ¼CMU_PCLKCR3_LPUART1_PCE_Msk (0x1U << CMU_PCLKCR3_LPUART1_PCE_Pos) ¾CMU_PCLKCR3_U7816_PCE_Pos 16 ¿CMU_PCLKCR3_U7816_PCE_Msk (0x1U << CMU_PCLKCR3_U7816_PCE_Pos) ÁCMU_PCLKCR3_LPUART0_PCE_Pos 15 ÂCMU_PCLKCR3_LPUART0_PCE_Msk (0x1U << CMU_PCLKCR3_LPUART0_PCE_Pos) ÄCMU_PCLKCR3_UICR_PCE_Pos 14 ÅCMU_PCLKCR3_UICR_PCE_Msk (0x1U << CMU_PCLKCR3_UICR_PCE_Pos) ÇCMU_PCLKCR3_UART5_PCE_Pos 13 ÈCMU_PCLKCR3_UART5_PCE_Msk (0x1U << CMU_PCLKCR3_UART5_PCE_Pos) ÊCMU_PCLKCR3_UART4_PCE_Pos 12 ËCMU_PCLKCR3_UART4_PCE_Msk (0x1U << CMU_PCLKCR3_UART4_PCE_Pos) ÍCMU_PCLKCR3_UART3_PCE_Pos 11 ÎCMU_PCLKCR3_UART3_PCE_Msk (0x1U << CMU_PCLKCR3_UART3_PCE_Pos) ÐCMU_PCLKCR3_UART2_PCE_Pos 10 ÑCMU_PCLKCR3_UART2_PCE_Msk (0x1U << CMU_PCLKCR3_UART2_PCE_Pos) ÓCMU_PCLKCR3_UART1_PCE_Pos 9 ÔCMU_PCLKCR3_UART1_PCE_Msk (0x1U << CMU_PCLKCR3_UART1_PCE_Pos) ÖCMU_PCLKCR3_UART0_PCE_Pos 8 ×CMU_PCLKCR3_UART0_PCE_Msk (0x1U << CMU_PCLKCR3_UART0_PCE_Pos) ÙCMU_PCLKCR3_QSPI_PCE_Pos 7 ÚCMU_PCLKCR3_QSPI_PCE_Msk (0x1U << CMU_PCLKCR3_QSPI_PCE_Pos) ÜCMU_PCLKCR3_SPI4_PCE_Pos 4 ÝCMU_PCLKCR3_SPI4_PCE_Msk (0x1U << CMU_PCLKCR3_SPI4_PCE_Pos) ßCMU_PCLKCR3_SPI3_PCE_Pos 3 àCMU_PCLKCR3_SPI3_PCE_Msk (0x1U << CMU_PCLKCR3_SPI3_PCE_Pos) âCMU_PCLKCR3_SPI2_PCE_Pos 2 ãCMU_PCLKCR3_SPI2_PCE_Msk (0x1U << CMU_PCLKCR3_SPI2_PCE_Pos) åCMU_PCLKCR3_SPI1_PCE_Pos 1 æCMU_PCLKCR3_SPI1_PCE_Msk (0x1U << CMU_PCLKCR3_SPI1_PCE_Pos) èCMU_PCLKCR3_SPI0_PCE_Pos 0 éCMU_PCLKCR3_SPI0_PCE_Msk (0x1U << CMU_PCLKCR3_SPI0_PCE_Pos) ëCMU_PCLKCR4_ET4_PCE_Pos 6 ìCMU_PCLKCR4_ET4_PCE_Msk (0x1U << CMU_PCLKCR4_ET4_PCE_Pos) îCMU_PCLKCR4_ET3_PCE_Pos 5 ïCMU_PCLKCR4_ET3_PCE_Msk (0x1U << CMU_PCLKCR4_ET3_PCE_Pos) ñCMU_PCLKCR4_ET2_PCE_Pos 4 òCMU_PCLKCR4_ET2_PCE_Msk (0x1U << CMU_PCLKCR4_ET2_PCE_Pos) ôCMU_PCLKCR4_ET1_PCE_Pos 3 õCMU_PCLKCR4_ET1_PCE_Msk (0x1U << CMU_PCLKCR4_ET1_PCE_Pos) ÷CMU_PCLKCR4_BT2_PCE_Pos 2 øCMU_PCLKCR4_BT2_PCE_Msk (0x1U << CMU_PCLKCR4_BT2_PCE_Pos) úCMU_PCLKCR4_BT1_PCE_Pos 1 ûCMU_PCLKCR4_BT1_PCE_Msk (0x1U << CMU_PCLKCR4_BT1_PCE_Pos) ýCMU_PCLKCR4_BSTIM_PCE_Pos 0 þCMU_PCLKCR4_BSTIM_PCE_Msk (0x1U << CMU_PCLKCR4_BSTIM_PCE_Pos) CMU_OPCCR1_EXTICKE_Pos 31 CMU_OPCCR1_EXTICKE_Msk (0x1U << CMU_OPCCR1_EXTICKE_Pos) CMU_OPCCR1_EXTICKSEL_Pos 30 CMU_OPCCR1_EXTICKSEL_Msk (0x1U << CMU_OPCCR1_EXTICKSEL_Pos)
CMU_OPCCR1_EXTICKSEL_LSCLK (0x1U << CMU_OPCCR1_EXTICKSEL_Pos) CMU_OPCCR1_EXTICKSEL_HCLK (0x0U << CMU_OPCCR1_EXTICKSEL_Pos) CMU_OPCCR1_LPUART1CKE_Pos 29 CMU_OPCCR1_LPUART1CKE_Msk (0x1U << CMU_OPCCR1_LPUART1CKE_Pos) CMU_OPCCR1_LPUART0CKE_Pos 28 CMU_OPCCR1_LPUART0CKE_Msk (0x1U << CMU_OPCCR1_LPUART0CKE_Pos) CMU_OPCCR1_LPUART1CKS_Pos 26 CMU_OPCCR1_LPUART1CKS_Msk (0x3U << CMU_OPCCR1_LPUART1CKS_Pos) CMU_OPCCR1_LPUART1CKS_LSCLK (0x0U << CMU_OPCCR1_LPUART1CKS_Pos) CMU_OPCCR1_LPUART1CKS_RCHF (0x1U << CMU_OPCCR1_LPUART1CKS_Pos) CMU_OPCCR1_LPUART0CKS_Pos 24 CMU_OPCCR1_LPUART0CKS_Msk (0x3U << CMU_OPCCR1_LPUART0CKS_Pos) CMU_OPCCR1_LPUART0CKS_LSCLK (0x0U << CMU_OPCCR1_LPUART0CKS_Pos) CMU_OPCCR1_LPUART0CKS_RCHF (0x1U << CMU_OPCCR1_LPUART0CKS_Pos) CMU_OPCCR1_I2C1CKE_Pos 21 ¡CMU_OPCCR1_I2C1CKE_Msk (0x1U << CMU_OPCCR1_I2C1CKE_Pos) £CMU_OPCCR1_I2C0CKE_Pos 20 ¤CMU_OPCCR1_I2C0CKE_Msk (0x1U << CMU_OPCCR1_I2C0CKE_Pos) ¦CMU_OPCCR1_I2C1CKS_Pos 18 «CMU_OPCCR1_I2C1CKS_Msk (0x3U << CMU_OPCCR1_I2C1CKS_Pos) ¬CMU_OPCCR1_I2C1CKS_APBCLK (0x0U << CMU_OPCCR1_I2C1CKS_Pos) CMU_OPCCR1_I2C1CKS_RCHF (0x1U << CMU_OPCCR1_I2C1CKS_Pos) ®CMU_OPCCR1_I2C1CKS_SYSCLK (0x2U << CMU_OPCCR1_I2C1CKS_Pos) °CMU_OPCCR1_I2C0CKS_Pos 16 µCMU_OPCCR1_I2C0CKS_Msk (0x3U << CMU_OPCCR1_I2C0CKS_Pos) ¶CMU_OPCCR1_I2C0CKS_APBCLK (0x0U << CMU_OPCCR1_I2C0CKS_Pos) ·CMU_OPCCR1_I2C0CKS_RCHF (0x1U << CMU_OPCCR1_I2C0CKS_Pos) ¸CMU_OPCCR1_I2C0CKS_SYSCLK (0x2U << CMU_OPCCR1_I2C0CKS_Pos) ºCMU_OPCCR1_UART1CKE_Pos 9 »CMU_OPCCR1_UART1CKE_Msk (0x1U << CMU_OPCCR1_UART1CKE_Pos) ½CMU_OPCCR1_UART0CKE_Pos 8 ¾CMU_OPCCR1_UART0CKE_Msk (0x1U << CMU_OPCCR1_UART0CKE_Pos) ÀCMU_OPCCR1_UART1CKS_Pos 2 ÅCMU_OPCCR1_UART1CKS_Msk (0x3U << CMU_OPCCR1_UART1CKS_Pos) ÆCMU_OPCCR1_UART1CKS_APBCLK (0x0U << CMU_OPCCR1_UART1CKS_Pos) ÇCMU_OPCCR1_UART1CKS_RCHF (0x1U << CMU_OPCCR1_UART1CKS_Pos) ÈCMU_OPCCR1_UART1CKS_SYSCLK (0x2U << CMU_OPCCR1_UART1CKS_Pos) ÊCMU_OPCCR1_UART0CKS_Pos 0 ÏCMU_OPCCR1_UART0CKS_Msk (0x3U << CMU_OPCCR1_UART0CKS_Pos) ÐCMU_OPCCR1_UART0CKS_APBCLK (0x0U << CMU_OPCCR1_UART0CKS_Pos) ÑCMU_OPCCR1_UART0CKS_RCHF (0x1U << CMU_OPCCR1_UART0CKS_Pos) ÒCMU_OPCCR1_UART0CKS_SYSCLK (0x2U << CMU_OPCCR1_UART0CKS_Pos) ÔCMU_OPCCR2_RNGPRSC_Pos 28 ÜCMU_OPCCR2_RNGPRSC_Msk (0x7U << CMU_OPCCR2_RNGPRSC_Pos) ÝCMU_OPCCR2_RNGPRSC_DIV1 (0x0U << CMU_OPCCR2_RNGPRSC_Pos) ÞCMU_OPCCR2_RNGPRSC_DIV2 (0x1U << CMU_OPCCR2_RNGPRSC_Pos) ßCMU_OPCCR2_RNGPRSC_DIV4 (0x2U << CMU_OPCCR2_RNGPRSC_Pos) àCMU_OPCCR2_RNGPRSC_DIV8 (0x3U << CMU_OPCCR2_RNGPRSC_Pos) áCMU_OPCCR2_RNGPRSC_DIV16 (0x4U << CMU_OPCCR2_RNGPRSC_Pos) âCMU_OPCCR2_RNGPRSC_DIV32 (0x5U << CMU_OPCCR2_RNGPRSC_Pos) äCMU_OPCCR2_NVMCKE_Pos 22 åCMU_OPCCR2_NVMCKE_Msk (0x1U << CMU_OPCCR2_NVMCKE_Pos) çCMU_OPCCR2_RNGCKE_Pos 21 èCMU_OPCCR2_RNGCKE_Msk (0x1U << CMU_OPCCR2_RNGCKE_Pos) êCMU_OPCCR2_LPTCKE_Pos 12 ëCMU_OPCCR2_LPTCKE_Msk (0x1U << CMU_OPCCR2_LPTCKE_Pos) íCMU_OPCCR2_LPTCKS_Pos 8 òCMU_OPCCR2_LPTCKS_Msk (0x3U << CMU_OPCCR2_LPTCKS_Pos) óCMU_OPCCR2_LPTCKS_APBCLK (0x0U << CMU_OPCCR2_LPTCKS_Pos) ôCMU_OPCCR2_LPTCKS_LSCLK (0x1U << CMU_OPCCR2_LPTCKS_Pos) õCMU_OPCCR2_LPTCKS_RCLP (0x2U << CMU_OPCCR2_LPTCKS_Pos) öCMU_OPCCR2_LPTCKS_PLL_L (0x3U << CMU_OPCCR2_LPTCKS_Pos) øCMU_OPCCR2_BSTCKE_Pos 4 ùCMU_OPCCR2_BSTCKE_Msk (0x1U << CMU_OPCCR2_BSTCKE_Pos) ûCMU_OPCCR2_BSTCKS_Pos 0 CMU_OPCCR2_BSTCKS_Msk (0x3U << CMU_OPCCR2_BSTCKS_Pos) CMU_OPCCR2_BSTCKS_APBCLK (0x0U << CMU_OPCCR2_BSTCKS_Pos) CMU_OPCCR2_BSTCKS_LSCLK (0x1U << CMU_OPCCR2_BSTCKS_Pos) CMU_OPCCR2_BSTCKS_RCLP (0x2U << CMU_OPCCR2_BSTCKS_Pos) CMU_OPCCR2_BSTCKS_SYSCLK (0x3U << CMU_OPCCR2_BSTCKS_Pos) £COMPCLK (0x01000000 + CMU_PCLKCR1_COMP_PCE_Pos) ¤SVDCLK (0x01000000 + CMU_PCLKCR1_SVD_PCE_Pos) ¥PADCLK (0x01000000 + CMU_PCLKCR1_PAD_PCE_Pos) ¦ANACCLK (0x01000000 + CMU_PCLKCR1_ANAC_PCE_Pos) §IWDTCLK (0x01000000 + CMU_PCLKCR1_IWDT_PCE_Pos) ¨SCUCLK (0x01000000 + CMU_PCLKCR1_SCU_PCE_Pos) ©PMUCLK (0x01000000 + CMU_PCLKCR1_PMU_PCE_Pos) ªRTCCLK (0x01000000 + CMU_PCLKCR1_RTC_PCE_Pos) «LPTCLK (0x01000000 + CMU_PCLKCR1_LPT_PCE_Pos) ®PAECLK (0x02000000 + CMU_PCLKCR2_PAE_PCE_Pos) ¯SHACLK (0x02000000 + CMU_PCLKCR2_SHA_PCE_Pos) °CICCLK (0x02000000 + CMU_PCLKCR2_CIC_PCE_Pos) ±WWDTCLK (0x02000000 + CMU_PCLKCR2_WWDT_PCE_Pos) ²RAMBISTCLK (0x02000000 + CMU_PCLKCR2_RAMBIST_PCE_Pos) ³FLASHCLK (0x02000000 + CMU_PCLKCR2_NVM_PCE_Pos) ´DMACLK (0x02000000 + CMU_PCLKCR2_DMA_PCE_Pos) µLCDCLK (0x02000000 + CMU_PCLKCR2_LCD_PCE_Pos) ¶AESCLK (0x02000000 + CMU_PCLKCR2_AES_PCE_Pos) ·TRNGCLK (0x02000000 + CMU_PCLKCR2_TRNG_PCE_Pos) ¸CRCCLK (0x02000000 + CMU_PCLKCR2_CRC_PCE_Pos) ºI2C1CLK (0x03000000 + CMU_PCLKCR3_I2C1_PCE_Pos) »I2C0CLK (0x03000000 + CMU_PCLKCR3_I2C0_PCE_Pos) ¼LPUART1CLK (0x03000000 + CMU_PCLKCR3_LPUART1_PCE_Pos) ½U7816CLK (0x03000000 + CMU_PCLKCR3_U7816_PCE_Pos) ¾LPUART0CLK (0x03000000 + CMU_PCLKCR3_LPUART0_PCE_Pos) ¿UARTIRCLK (0x03000000 + CMU_PCLKCR3_UICR_PCE_Pos) ÀUART5CLK (0x03000000 + CMU_PCLKCR3_UART5_PCE_Pos) ÁUART4CLK (0x03000000 + CMU_PCLKCR3_UART4_PCE_Pos) ÂUART3CLK (0x03000000 + CMU_PCLKCR3_UART3_PCE_Pos) ÃUART2CLK (0x03000000 + CMU_PCLKCR3_UART2_PCE_Pos) ÄUART1CLK (0x03000000 + CMU_PCLKCR3_UART1_PCE_Pos) ÅUART0CLK (0x03000000 + CMU_PCLKCR3_UART0_PCE_Pos) ÆQSPICLK (0x03000000 + CMU_PCLKCR3_QSPI_PCE_Pos) ÇSPI4CLK (0x03000000 + CMU_PCLKCR3_SPI4_PCE_Pos) ÈSPI3CLK (0x03000000 + CMU_PCLKCR3_SPI3_PCE_Pos) ÉSPI2CLK (0x03000000 + CMU_PCLKCR3_SPI2_PCE_Pos) ÊSPI1CLK (0x03000000 + CMU_PCLKCR3_SPI1_PCE_Pos) ËSPI0CLK (0x03000000 + CMU_PCLKCR3_SPI0_PCE_Pos) ÎET4CLK (0x04000000 + CMU_PCLKCR4_ET4_PCE_Pos) ÏET3CLK (0x04000000 + CMU_PCLKCR4_ET3_PCE_Pos) ÐET2CLK (0x04000000 + CMU_PCLKCR4_ET2_PCE_Pos) ÑET1CLK (0x04000000 + CMU_PCLKCR4_ET1_PCE_Pos) ÒBT2CLK (0x04000000 + CMU_PCLKCR4_BT2_PCE_Pos) ÓBT1CLK (0x04000000 + CMU_PCLKCR4_BT1_PCE_Pos) ÔBSTIMCLK (0x04000000 + CMU_PCLKCR4_BSTIM_PCE_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_cmu.h FM33A0XXEV.h
|
..\Drivers\fm33a0xxev_cmu.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM * FSEL # RCHFEN 1 # PCMU_RCHF_InitTypeDef ß )*Ä PLLLDB # PLLL_EN 1 # PCMU_PLL_L_InitTypeDef /*¿ PLLHDB # REFPRSC # PLLH_OSEL # PLLH_INSEL # PLLH_EN 1 # PCMU_PLL_H_InitTypeDef a9*ª SYSCLKSEL # AHBPRES # APBPRES # SLP_ENEXTI 1 # PCMU_SYSCLK_InitTypeDef ÜC*ý SYSCLK_Frequency # AHBCLK_Frequency # APBCLK_Frequency # RCHF_Frequency # PLL_H_Frequency # XTHF_Frequency # LSCLK_Frequency # PCMU_ClocksType HN Æ Ç È __FM33A0XXEV_RTC_H /RTC_WRITE_ENABLE ((uint32_t)0xACACACAC) 0RTC_WRITE_DISABLE ((uint32_t)0x55AA55AA) 2RTC_WER_RTCWE_Pos 0 4RTC_WER_RTCWE_Msk (0x1U << RTC_WER_RTCWE_Pos) 6RTC_IER_ADJ_IE_Pos 12 9RTC_IER_ADJ_IE_Msk (0x1U << RTC_IER_ADJ_IE_Pos) =RTC_IER_ALARM_IE_Pos 11 @RTC_IER_ALARM_IE_Msk (0x1U << RTC_IER_ALARM_IE_Pos) DRTC_IER_1KHZ_IE_Pos 10 GRTC_IER_1KHZ_IE_Msk (0x1U << RTC_IER_1KHZ_IE_Pos) KRTC_IER_256HZ_IE_Pos 9 NRTC_IER_256HZ_IE_Msk (0x1U << RTC_IER_256HZ_IE_Pos) RRTC_IER_64HZ_IE_Pos 8 URTC_IER_64HZ_IE_Msk (0x1U << RTC_IER_64HZ_IE_Pos) YRTC_IER_16HZ_IE_Pos 7 \RTC_IER_16HZ_IE_Msk (0x1U << RTC_IER_16HZ_IE_Pos) `RTC_IER_8HZ_IE_Pos 6 cRTC_IER_8HZ_IE_Msk (0x1U << RTC_IER_8HZ_IE_Pos) gRTC_IER_4HZ_IE_Pos 5 jRTC_IER_4HZ_IE_Msk (0x1U << RTC_IER_4HZ_IE_Pos) nRTC_IER_2HZ_IE_Pos 4 qRTC_IER_2HZ_IE_Msk (0x1U << RTC_IER_2HZ_IE_Pos) uRTC_IER_SEC_IE_Pos 3 xRTC_IER_SEC_IE_Msk (0x1U << RTC_IER_SEC_IE_Pos) |RTC_IER_MIN_IE_Pos 2 RTC_IER_MIN_IE_Msk (0x1U << RTC_IER_MIN_IE_Pos) RTC_IER_HOUR_IE_Pos 1 RTC_IER_HOUR_IE_Msk (0x1U << RTC_IER_HOUR_IE_Pos) RTC_IER_DATE_IE_Pos 0 RTC_IER_DATE_IE_Msk (0x1U << RTC_IER_DATE_IE_Pos) RTC_ISR_ADJ_IF_Pos 12 RTC_ISR_ADJ_IF_Msk (0x1U << RTC_ISR_ADJ_IF_Pos) RTC_ISR_ALARM_IF_Pos 11 RTC_ISR_ALARM_IF_Msk (0x1U << RTC_ISR_ALARM_IF_Pos) RTC_ISR_1KHZ_IF_Pos 10 RTC_ISR_1KHZ_IF_Msk (0x1U << RTC_ISR_1KHZ_IF_Pos) RTC_ISR_256HZ_IF_Pos 9 £RTC_ISR_256HZ_IF_Msk (0x1U << RTC_ISR_256HZ_IF_Pos) ¦RTC_ISR_64HZ_IF_Pos 8 ©RTC_ISR_64HZ_IF_Msk (0x1U << RTC_ISR_64HZ_IF_Pos) ¬RTC_ISR_16HZ_IF_Pos 7 ¯RTC_ISR_16HZ_IF_Msk (0x1U << RTC_ISR_16HZ_IF_Pos) ±RTC_ISR_8HZ_IF_Pos 6 ´RTC_ISR_8HZ_IF_Msk (0x1U << RTC_ISR_8HZ_IF_Pos) ¶RTC_ISR_4HZ_IF_Pos 5 ¹RTC_ISR_4HZ_IF_Msk (0x1U << RTC_ISR_4HZ_IF_Pos) »RTC_ISR_2HZ_IF_Pos 4 ¾RTC_ISR_2HZ_IF_Msk (0x1U << RTC_ISR_2HZ_IF_Pos) ÀRTC_ISR_SEC_IF_Pos 3 ÃRTC_ISR_SEC_IF_Msk (0x1U << RTC_ISR_SEC_IF_Pos) ÅRTC_ISR_MIN_IF_Pos 2 ÈRTC_ISR_MIN_IF_Msk (0x1U << RTC_ISR_MIN_IF_Pos) ÊRTC_ISR_HOUR_IF_Pos 1 ÍRTC_ISR_HOUR_IF_Msk (0x1U << RTC_ISR_HOUR_IF_Pos) ÏRTC_ISR_DATE_IF_Pos 0 ÒRTC_ISR_DATE_IF_Msk (0x1U << RTC_ISR_DATE_IF_Pos) ÔRTC_BCDSEC_BCDSEC_Pos 0 ÕRTC_BCDSEC_BCDSEC_Msk (0x7fU << RTC_BCDSEC_BCDSEC_Pos) ×RTC_BCDMIN_BCDMIN_Pos 0 ØRTC_BCDMIN_BCDMIN_Msk (0x7fU << RTC_BCDMIN_BCDMIN_Pos) ÚRTC_BCDHOUR_BCDHOUR_Pos 0 ÛRTC_BCDHOUR_BCDHOUR_Msk (0x3fU << RTC_BCDHOUR_BCDHOUR_Pos) ÝRTC_BCDDATE_BCDDATE_Pos 0 ÞRTC_BCDDATE_BCDDATE_Msk (0x3fU << RTC_BCDDATE_BCDDATE_Pos) àRTC_BCDWEEK_BCDWEEK_Pos 0 áRTC_BCDWEEK_BCDWEEK_Msk (0x7U << RTC_BCDWEEK_BCDWEEK_Pos) ãRTC_BCDMONTH_BCDMONTH_Pos 0 äRTC_BCDMONTH_BCDMONTH_Msk (0x1fU << RTC_BCDMONTH_BCDMONTH_Pos) æRTC_BCDYEAR_BCDYEAR_Pos 0 çRTC_BCDYEAR_BCDYEAR_Msk (0xffU << RTC_BCDYEAR_BCDYEAR_Pos) éRTC_ALARM_ALMEN_Pos 31 ìRTC_ALARM_ALMEN_Msk (0x1U << RTC_ALARM_ALMEN_Pos) ðRTC_ALARM_ALARMHOUR_Pos 16 ñRTC_ALARM_ALARMHOUR_Msk (0x3fU << RTC_ALARM_ALARMHOUR_Pos) óRTC_ALARM_ALARMMIN_Pos 8 ôRTC_ALARM_ALARMMIN_Msk (0x7fU << RTC_ALARM_ALARMMIN_Pos) öRTC_ALARM_ALARMSEC_Pos 0 ÷RTC_ALARM_ALARMSEC_Msk (0x7fU << RTC_ALARM_ALARMSEC_Pos) ùRTC_TMSEL_FSEL_Pos 0 RTC_TMSEL_FSEL_Msk (0xfU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_PLL1HZ (0x0U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_PLLD1HZ (0x1U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_SECOND (0x2U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_MINUTE (0x3U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_HOUR (0x4U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_DAY (0x5U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_ALARM (0x6U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_256S (0x7U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_PLLD1HZREV (0x8U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_SECONDREV (0x9U << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_MINUTEREV (0xaU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_HOURREV (0xbU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_DAYREV (0xcU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_ALARMREV (0xdU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_PLL1HZREV (0xeU << RTC_TMSEL_FSEL_Pos) RTC_TMSEL_FSEL_SECONDRUN (0xfU << RTC_TMSEL_FSEL_Pos) RTC_ADJUST_ADJUST_Pos 0 ¡RTC_ADJUST_ADJUST_Msk (0x1fffU << RTC_ADJUST_ADJUST_Pos) £RTC_ADSIGN_ADSIGN_Pos 0 ¦RTC_ADSIGN_ADSIGN_Msk (0x1U << RTC_ADSIGN_ADSIGN_Pos) §RTC_ADSIGN_ADSIGN_INCREASE (0x0U << RTC_ADSIGN_ADSIGN_Pos) ¨RTC_ADSIGN_ADSIGN_DECREASE (0x1U << RTC_ADSIGN_ADSIGN_Pos) ªRTC_VCAL_PR1SEN_Pos 0 RTC_VCAL_PR1SEN_Msk (0x1U << RTC_VCAL_PR1SEN_Pos) ±RTC_MSCNT_MSCNT_Pos 0 µRTC_MSCNT_MSCNT_Msk (0xffU << RTC_MSCNT_MSCNT_Pos) ·RTC_CALSTEP_CALSTEP_Pos 0 »RTC_CALSTEP_CALSTEP_Msk (0x1U << RTC_CALSTEP_CALSTEP_Pos) ¼RTC_CALSTEP_CALSTEP_006PPM (0x2U << RTC_CALSTEP_CALSTEP_Pos) ½RTC_CALSTEP_CALSTEP_0119PPM (0x1U << RTC_CALSTEP_CALSTEP_Pos) ¾RTC_CALSTEP_CALSTEP_0238PPM (0x0U << RTC_CALSTEP_CALSTEP_Pos) ÀRTC_ADCNT_ADJCNT_Pos 0 ÁRTC_ADCNT_ADJCNT_Msk (0x1ffU << RTC_ADCNT_ADJCNT_Pos) ÃRTC_SSR_SSR_Pos 0 ÅRTC_SSR_SSR_Msk (0x3fU << RTC_SSR_SSR_Pos) ÇRTC_SSA_SSAEN_Pos 7 ÊRTC_SSA_SSAEN_Msk (0x1U << RTC_SSA_SSAEN_Pos) ÎRTC_SSA_SS_ALARM_Pos 0 ÐRTC_SSA_SS_ALARM_Msk (0x3fU << RTC_SSA_SS_ALARM_Pos) ÒRTC_DTR_DUTY_Pos 0 ÓRTC_DTR_DUTY_Msk (0x1ffffffU << RTC_DTR_DUTY_Pos) ÕRTC_CR_RTC_EN_Pos 0 ÚRTC_CR_RTC_EN_Msk (0x1U << RTC_CR_RTC_EN_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_rtc.h FM33A0XXEV.h Ð
|
..\Drivers\fm33a0xxev_rtc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *Ë Year W # Month W # Date W # Hour W # Minute W # Second W # Week W # PRTC_TimeDateTypeDef ß #PRTC_StampTmieTypeDef ß #*µ Hour W # Minute W # Second W # PRTC_AlarmTmieTypeDef + Ê Ë Ì __FM33A0XXEV_DBG_H DBG_CR_DBG_LPT_STOP_Pos 15 DBG_CR_DBG_LPT_STOP_Msk (0x1U << DBG_CR_DBG_LPT_STOP_Pos) DBG_CR_DBG_BST_STOP_Pos 14 #DBG_CR_DBG_BST_STOP_Msk (0x1U << DBG_CR_DBG_BST_STOP_Pos) 'DBG_CR_DBG_ET4_STOP_Pos 13 *DBG_CR_DBG_ET4_STOP_Msk (0x1U << DBG_CR_DBG_ET4_STOP_Pos) .DBG_CR_DBG_ET3_STOP_Pos 12 1DBG_CR_DBG_ET3_STOP_Msk (0x1U << DBG_CR_DBG_ET3_STOP_Pos) 5DBG_CR_DBG_ET2_STOP_Pos 11 8DBG_CR_DBG_ET2_STOP_Msk (0x1U << DBG_CR_DBG_ET2_STOP_Pos) <DBG_CR_DBG_ET1_STOP_Pos 10 ?DBG_CR_DBG_ET1_STOP_Msk (0x1U << DBG_CR_DBG_ET1_STOP_Pos) CDBG_CR_DBG_BT2_STOP_Pos 9 FDBG_CR_DBG_BT2_STOP_Msk (0x1U << DBG_CR_DBG_BT2_STOP_Pos) JDBG_CR_DBG_BT1_STOP_Pos 8 MDBG_CR_DBG_BT1_STOP_Msk (0x1U << DBG_CR_DBG_BT1_STOP_Pos) QDBG_CR_DBG_WWDT_STOP_Pos 1 TDBG_CR_DBG_WWDT_STOP_Msk (0x1U << DBG_CR_DBG_WWDT_STOP_Pos) XDBG_CR_DBG_IWDT_STOP_Pos 0 [DBG_CR_DBG_IWDT_STOP_Msk (0x1U << DBG_CR_DBG_IWDT_STOP_Pos) _DBG_HDFR_DABORT_ADDR_FLAG_Pos 6 bDBG_HDFR_DABORT_ADDR_FLAG_Msk (0x1U << DBG_HDFR_DABORT_ADDR_FLAG_Pos) dDBG_HDFR_DABORT_RESP_FLAG_Pos 5 gDBG_HDFR_DABORT_RESP_FLAG_Msk (0x1U << DBG_HDFR_DABORT_RESP_FLAG_Pos) iDBG_HDFR_SVCUNDEF_FLAG_Pos 4 nDBG_HDFR_SVCUNDEF_FLAG_Msk (0x1U << DBG_HDFR_SVCUNDEF_FLAG_Pos) pDBG_HDFR_BKPT_FLAG_Pos 3 sDBG_HDFR_BKPT_FLAG_Msk (0x1U << DBG_HDFR_BKPT_FLAG_Pos) uDBG_HDFR_TBIT_FLAG_Pos 2 xDBG_HDFR_TBIT_FLAG_Msk (0x1U << DBG_HDFR_TBIT_FLAG_Pos) zDBG_HDFR_SPECIAL_OP_FLAG_Pos 1 }DBG_HDFR_SPECIAL_OP_FLAG_Msk (0x1U << DBG_HDFR_SPECIAL_OP_FLAG_Pos) DBG_HDFR_HDF_REQUEST_FLAG_Pos 0 DBG_HDFR_HDF_REQUEST_FLAG_Msk (0x1U << DBG_HDFR_HDF_REQUEST_FLAG_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_dbg.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_dbg.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM Î Ï Ð __FM33A0XXEV_SPI_H SPIx_CR1_IOSWAP_Pos 11 SPIx_CR1_IOSWAP_Msk (0x1U << SPIx_CR1_IOSWAP_Pos) SPIx_CR1_IOSWAP_DEFAULT (0x0U << SPIx_CR1_IOSWAP_Pos) SPIx_CR1_IOSWAP_EXCHANGE (0x1U << SPIx_CR1_IOSWAP_Pos) "SPIx_CR1_MSPA_Pos 10 %SPIx_CR1_MSPA_Msk (0x1U << SPIx_CR1_MSPA_Pos) &SPIx_CR1_MSPA_DELAY (0x1U << SPIx_CR1_MSPA_Pos) 'SPIx_CR1_MSPA_NORMAL (0x0U << SPIx_CR1_MSPA_Pos) )SPIx_CR1_SSPA_Pos 9 ,SPIx_CR1_SSPA_Msk (0x1U << SPIx_CR1_SSPA_Pos) -SPIx_CR1_SSPA_EARLY (0x1U << SPIx_CR1_SSPA_Pos) .SPIx_CR1_SSPA_NORMAL (0x0U << SPIx_CR1_SSPA_Pos) 0SPIx_CR1_MM_Pos 8 1SPIx_CR1_MM_Msk (0x1U << SPIx_CR1_MM_Pos) 2SPIx_CR1_MM_MASTER (0x1U << SPIx_CR1_MM_Pos) 3SPIx_CR1_MM_SLAVE (0x0U << SPIx_CR1_MM_Pos) 5SPIx_CR1_WAIT_Pos 6 6SPIx_CR1_WAIT_Msk (0x3U << SPIx_CR1_WAIT_Pos) 7SPIx_CR1_WAIT_1WAIT (0x0U << SPIx_CR1_WAIT_Pos) 8SPIx_CR1_WAIT_2WAIT (0x1U << SPIx_CR1_WAIT_Pos) 9SPIx_CR1_WAIT_3WAIT (0x2U << SPIx_CR1_WAIT_Pos) :SPIx_CR1_WAIT_4WAIT (0x3U << SPIx_CR1_WAIT_Pos) <SPIx_CR1_BAUD_Pos 3 =SPIx_CR1_BAUD_Msk (0x7U << SPIx_CR1_BAUD_Pos) >SPIx_CR1_BAUD_DIV2 (0x0U << SPIx_CR1_BAUD_Pos) ?SPIx_CR1_BAUD_DIV4 (0x1U << SPIx_CR1_BAUD_Pos) @SPIx_CR1_BAUD_DIV8 (0x2U << SPIx_CR1_BAUD_Pos) ASPIx_CR1_BAUD_DIV16 (0x3U << SPIx_CR1_BAUD_Pos) BSPIx_CR1_BAUD_DIV32 (0x4U << SPIx_CR1_BAUD_Pos) CSPIx_CR1_BAUD_DIV64 (0x5U << SPIx_CR1_BAUD_Pos) DSPIx_CR1_BAUD_DIV128 (0x6U << SPIx_CR1_BAUD_Pos) ESPIx_CR1_BAUD_DIV256 (0x7U << SPIx_CR1_BAUD_Pos) GSPIx_CR1_LSBF_Pos 2 HSPIx_CR1_LSBF_Msk (0x1U << SPIx_CR1_LSBF_Pos) ISPIx_CR1_LSBF_MSB (0x0U << SPIx_CR1_LSBF_Pos) JSPIx_CR1_LSBF_LSB (0x1U << SPIx_CR1_LSBF_Pos) LSPIx_CR1_CPHOL_Pos 1 MSPIx_CR1_CPHOL_Msk (0x1U << SPIx_CR1_CPHOL_Pos) NSPIx_CR1_CPHOL_LOW (0x0U << SPIx_CR1_CPHOL_Pos) OSPIx_CR1_CPHOL_HIGH (0x1U << SPIx_CR1_CPHOL_Pos) QSPIx_CR1_CPHA_Pos 0 RSPIx_CR1_CPHA_Msk (0x1U << SPIx_CR1_CPHA_Pos) SSPIx_CR1_CPHA_1CLOCK (0x0U << SPIx_CR1_CPHA_Pos) TSPIx_CR1_CPHA_2CLOCK (0x1U << SPIx_CR1_CPHA_Pos) VSPIx_CR2_DUMMY_EN_Pos 15 ZSPIx_CR2_DUMMY_EN_Msk (0x1U << SPIx_CR2_DUMMY_EN_Pos) ^SPIx_CR2_RXO_Pos 11 aSPIx_CR2_RXO_Msk (0x1U << SPIx_CR2_RXO_Pos) eSPIx_CR2_DLEN_Pos 9 jSPIx_CR2_DLEN_Msk (0x3U << SPIx_CR2_DLEN_Pos) kSPIx_CR2_DLEN_8BIT (0x0U << SPIx_CR2_DLEN_Pos) lSPIx_CR2_DLEN_16BIT (0x1U << SPIx_CR2_DLEN_Pos) mSPIx_CR2_DLEN_24BIT (0x2U << SPIx_CR2_DLEN_Pos) nSPIx_CR2_DLEN_32BIT (0x3U << SPIx_CR2_DLEN_Pos) pSPIx_CR2_HALFDUPLEX_Pos 8 sSPIx_CR2_HALFDUPLEX_Msk (0x1U << SPIx_CR2_HALFDUPLEX_Pos) tSPIx_CR2_HALFDUPLEX_SPI (0x0U << SPIx_CR2_HALFDUPLEX_Pos) uSPIx_CR2_HALFDUPLEX_DCN (0x1U << SPIx_CR2_HALFDUPLEX_Pos) wSPIx_CR2_HD_RW_Pos 7 zSPIx_CR2_HD_RW_Msk (0x1U << SPIx_CR2_HD_RW_Pos) {SPIx_CR2_HD_RW_WRITE (0x0U << SPIx_CR2_HD_RW_Pos) |SPIx_CR2_HD_RW_READ (0x1U << SPIx_CR2_HD_RW_Pos) ~SPIx_CR2_CMD8b_Pos 6 SPIx_CR2_CMD8b_Msk (0x1U << SPIx_CR2_CMD8b_Pos) SPIx_CR2_CMD8b_8BIT (0x1U << SPIx_CR2_CMD8b_Pos) SPIx_CR2_CMD8b_DLEN (0x0U << SPIx_CR2_CMD8b_Pos)
SPIx_CR2_SSNM_Pos 5 SPIx_CR2_SSNM_Msk (0x1U << SPIx_CR2_SSNM_Pos) SPIx_CR2_SSNM_HIGH (0x1U << SPIx_CR2_SSNM_Pos) SPIx_CR2_SSNM_LOW (0x0U << SPIx_CR2_SSNM_Pos) SPIx_CR2_TXO_AC_Pos 4 SPIx_CR2_TXO_AC_Msk (0x1U << SPIx_CR2_TXO_AC_Pos) SPIx_CR2_TXO_Pos 3 SPIx_CR2_TXO_Msk (0x1U << SPIx_CR2_TXO_Pos) SPIx_CR2_SSN_Pos 2 SPIx_CR2_SSN_Msk (0x1U << SPIx_CR2_SSN_Pos) SPIx_CR2_SSN_LOW (0x0U << SPIx_CR2_SSN_Pos) SPIx_CR2_SSN_HIGH (0x1U << SPIx_CR2_SSN_Pos) SPIx_CR2_SSNSEN_Pos 1 SPIx_CR2_SSNSEN_Msk (0x1U << SPIx_CR2_SSNSEN_Pos) £SPIx_CR2_SPIEN_Pos 0 ¤SPIx_CR2_SPIEN_Msk (0x1U << SPIx_CR2_SPIEN_Pos) ¦SPIx_CR3_TXBFC_Pos 3 §SPIx_CR3_TXBFC_Msk (0x1U << SPIx_CR3_TXBFC_Pos) ©SPIx_CR3_RXBFC_Pos 2 ªSPIx_CR3_RXBFC_Msk (0x1U << SPIx_CR3_RXBFC_Pos) ¬SPIx_CR3_MERRC_Pos 1 SPIx_CR3_MERRC_Msk (0x1U << SPIx_CR3_MERRC_Pos) ¯SPIx_CR3_SERRC_Pos 0 °SPIx_CR3_SERRC_Msk (0x1U << SPIx_CR3_SERRC_Pos) ²SPIx_IER_ERRIE_Pos 2 ³SPIx_IER_ERRIE_Msk (0x1U << SPIx_IER_ERRIE_Pos) µSPIx_IER_TXIE_Pos 1 ¶SPIx_IER_TXIE_Msk (0x1U << SPIx_IER_TXIE_Pos) ¸SPIx_IER_RXIE_Pos 0 ¹SPIx_IER_RXIE_Msk (0x1U << SPIx_IER_RXIE_Pos) »SPIx_ISR_DCN_TX_Pos 12 ¿SPIx_ISR_DCN_TX_Msk (0x1U << SPIx_ISR_DCN_TX_Pos) ÀSPIx_ISR_DCN_TX_COMMAND (0x0U << SPIx_ISR_DCN_TX_Pos) ÁSPIx_ISR_DCN_TX_DATA (0x1U << SPIx_ISR_DCN_TX_Pos) ÃSPIx_ISR_RXCOL_Pos 10 ÄSPIx_ISR_RXCOL_Msk (0x1U << SPIx_ISR_RXCOL_Pos) ÆSPIx_ISR_TXCOL_Pos 9 ÇSPIx_ISR_TXCOL_Msk (0x1U << SPIx_ISR_TXCOL_Pos) ÉSPIx_ISR_BUSY_Pos 8 ÌSPIx_ISR_BUSY_Msk (0x1U << SPIx_ISR_BUSY_Pos) ÎSPIx_ISR_MERR_Pos 6 ÐSPIx_ISR_MERR_Msk (0x1U << SPIx_ISR_MERR_Pos) ÒSPIx_ISR_SERR_Pos 5 ÔSPIx_ISR_SERR_Msk (0x1U << SPIx_ISR_SERR_Pos) ÖSPIx_ISR_TXBE_Pos 1 ÙSPIx_ISR_TXBE_Msk (0x1U << SPIx_ISR_TXBE_Pos) ÛSPIx_ISR_RXBF_Pos 0 ÞSPIx_ISR_RXBF_Msk (0x1U << SPIx_ISR_RXBF_Pos) àSPIx_TXBUF_TXBUF_Pos 0 áSPIx_TXBUF_TXBUF_Msk (0xffffffffU << SPIx_TXBUF_TXBUF_Pos) ãSPIx_RXBUF_RXBUF_Pos 0 äSPIx_RXBUF_RXBUF_Msk (0xffffffffU << SPIx_RXBUF_RXBUF_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_spi.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_spi.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM Ò Ó Ô __FM33A0XXEV_RNG_H RNG_CR_EN_Pos 0 RNG_CR_EN_Msk (0x1U << RNG_CR_EN_Pos) RNG_DOR_OUT_Pos 0 "RNG_DOR_OUT_Msk (0xffffffffU << RNG_DOR_OUT_Pos) $RNG_SR_LFSREN_Pos 1 (RNG_SR_LFSREN_Msk (0x1U << RNG_SR_LFSREN_Pos) -RNG_SR_RNF_Pos 0 0RNG_SR_RNF_Msk (0x1U << RNG_SR_RNF_Pos) 2RNG_CRC_CR_CRCEN_Pos 0 5RNG_CRC_CR_CRCEN_Msk (0x1U << RNG_CRC_CR_CRCEN_Pos) 9RNG_CRC_DIR_CRCIN_Pos 0 :RNG_CRC_DIR_CRCIN_Msk (0xffffffffU << RNG_CRC_DIR_CRCIN_Pos) <RNG_CRC_SR_CRCDONE_Pos 0 ?RNG_CRC_SR_CRCDONE_Msk (0x1U << RNG_CRC_SR_CRCDONE_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_rng.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_rng.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM Ö × Ø __FM33A0XXEV_U7816_H 7U7816_CR_TXEN_Pos 5 8U7816_CR_TXEN_Msk (0x1U << U7816_CR_TXEN_Pos) :U7816_CR_RXEN_Pos 4 ;U7816_CR_RXEN_Msk (0x1U << U7816_CR_RXEN_Pos) =U7816_CR_CKOEN_Pos 3 >U7816_CR_CKOEN_Msk (0x1U << U7816_CR_CKOEN_Pos) @U7816_CR_HPUAT_Pos 2 AU7816_CR_HPUAT_Msk (0x1U << U7816_CR_HPUAT_Pos) CU7816_CR_HPUEN_Pos 1 DU7816_CR_HPUEN_Msk (0x1U << U7816_CR_HPUEN_Pos) FU7816_FFR_SFREN_Pos 11 GU7816_FFR_SFREN_Msk (0x1U << U7816_FFR_SFREN_Pos) HU7816_FFR_SFREN_3ETU (0x1U << U7816_FFR_SFREN_Pos) IU7816_FFR_SFREN_2ETU (0x0U << U7816_FFR_SFREN_Pos) KU7816_FFR_ERSW_Pos 9 LU7816_FFR_ERSW_Msk (0x3U << U7816_FFR_ERSW_Pos) MU7816_FFR_ERSW_1ETU (0x0U << U7816_FFR_ERSW_Pos) NU7816_FFR_ERSW_1P5ETU (0x1U << U7816_FFR_ERSW_Pos) OU7816_FFR_ERSW_2ETU (0x2U << U7816_FFR_ERSW_Pos) QU7816_FFR_ERSGD_Pos 8 SU7816_FFR_ERSGD_Msk (0x1U << U7816_FFR_ERSGD_Pos) TU7816_FFR_ERSGD_1ETU (0x1U << U7816_FFR_ERSGD_Pos) UU7816_FFR_ERSGD_2ETU (0x0U << U7816_FFR_ERSGD_Pos) WU7816_FFR_BGTEN_Pos 7 XU7816_FFR_BGTEN_Msk (0x1U << U7816_FFR_BGTEN_Pos) ZU7816_FFR_REP_T_Pos 6 [U7816_FFR_REP_T_Msk (0x1U << U7816_FFR_REP_T_Pos) \U7816_FFR_REP_T_1TIMES (0x0U << U7816_FFR_REP_T_Pos) ]U7816_FFR_REP_T_3TIMES (0x1U << U7816_FFR_REP_T_Pos) _U7816_FFR_PAR_Pos 4 `U7816_FFR_PAR_Msk (0x3U << U7816_FFR_PAR_Pos) aU7816_FFR_PAR_EVEN (0x0U << U7816_FFR_PAR_Pos) bU7816_FFR_PAR_ODD (0x1U << U7816_FFR_PAR_Pos) cU7816_FFR_PAR_1ALAWAYS (0x2U << U7816_FFR_PAR_Pos) dU7816_FFR_PAR_NON (0x3U << U7816_FFR_PAR_Pos) fU7816_FFR_RFREN_Pos 3 gU7816_FFR_RFREN_Msk (0x1U << U7816_FFR_RFREN_Pos) hU7816_FFR_RFREN_1ETU (0x1U << U7816_FFR_RFREN_Pos) iU7816_FFR_RFREN_2ETU (0x0U << U7816_FFR_RFREN_Pos) kU7816_FFR_TREPEN_Pos 2 lU7816_FFR_TREPEN_Msk (0x1U << U7816_FFR_TREPEN_Pos) nU7816_FFR_RREPEN_Pos 1 oU7816_FFR_RREPEN_Msk (0x1U << U7816_FFR_RREPEN_Pos) qU7816_FFR_DICONV_Pos 0 rU7816_FFR_DICONV_Msk (0x1U << U7816_FFR_DICONV_Pos) sU7816_FFR_DICONV_FORWARD (0x0U << U7816_FFR_DICONV_Pos) tU7816_FFR_DICONV_REVERSE (0x1U << U7816_FFR_DICONV_Pos) vU7816_EGTR_TXEGT_Pos 0 xU7816_EGTR_TXEGT_Msk (0xffU << U7816_EGTR_TXEGT_Pos) zU7816_PSC_CLKDIV_Pos 0 {U7816_PSC_CLKDIV_Msk (0x1fU << U7816_PSC_CLKDIV_Pos) }U7816_BGR_PDIV_Pos 0 U7816_BGR_PDIV_Msk (0xfffU << U7816_BGR_PDIV_Pos) U7816_RXBUF_RXBUF_Pos 0 U7816_RXBUF_RXBUF_Msk (0xffU << U7816_RXBUF_RXBUF_Pos)
U7816_TXBUF_TXBUF_Pos 0 U7816_TXBUF_TXBUF_Msk (0xffU << U7816_TXBUF_TXBUF_Pos) U7816_IER_RXIE_Pos 2 U7816_IER_RXIE_Msk (0x1U << U7816_IER_RXIE_Pos) U7816_IER_TXIE_Pos 1 U7816_IER_TXIE_Msk (0x1U << U7816_IER_TXIE_Pos) U7816_IER_LSIE_Pos 0 U7816_IER_LSIE_Msk (0x1U << U7816_IER_LSIE_Pos) U7816_ISR_WAIT_RPT_Pos 18 U7816_ISR_WAIT_RPT_Msk (0x1U << U7816_ISR_WAIT_RPT_Pos) U7816_ISR_TXBUSY_Pos 17 U7816_ISR_TXBUSY_Msk (0x1U << U7816_ISR_TXBUSY_Pos) U7816_ISR_RXBUSY_Pos 16 U7816_ISR_RXBUSY_Msk (0x1U << U7816_ISR_RXBUSY_Pos) U7816_ISR_TPARERR_Pos 11 U7816_ISR_TPARERR_Msk (0x1U << U7816_ISR_TPARERR_Pos) U7816_ISR_RPARERR_Pos 10 U7816_ISR_RPARERR_Msk (0x1U << U7816_ISR_RPARERR_Pos) U7816_ISR_FRERR_Pos 9 ¡U7816_ISR_FRERR_Msk (0x1U << U7816_ISR_FRERR_Pos) £U7816_ISR_OVERR_Pos 8 ¤U7816_ISR_OVERR_Msk (0x1U << U7816_ISR_OVERR_Pos) ¦U7816_ISR_RXIF_Pos 2 §U7816_ISR_RXIF_Msk (0x1U << U7816_ISR_RXIF_Pos) ©U7816_ISR_TXIF_Pos 1 ªU7816_ISR_TXIF_Msk (0x1U << U7816_ISR_TXIF_Pos) ¬U7816_ISR_ERRIF_Pos 0 U7816_ISR_ERRIF_Msk (0x1U << U7816_ISR_ERRIF_Pos) ` V ..\Drivers\ ..\Core\Include\ fm33a0xxev_u7816.h FM33A0XXEV.h 4
|
..\Drivers\fm33a0xxev_u7816.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *8 TXEN 1 # RXEN 1 # CKOEN 1 # HPUAT 1 # HPUEN 1 # ERSW # ERSGD # BGTEN 1 # REP_T # PAR # SFREN # RFREN # TREPEN 1 #$ RREPEN 1 #% DICONV 1 #& TXEGT #( CLKDIV #, PDIV #0 RXIE 1 #4 TXIE 1 #5 LSIE 1 #6 PU7816_InitTypeDef á 4 Ú Û Ü __FM33A0XXEV_UART_H OUARTIR_CR_IRFLAG_Pos 15 RUARTIR_CR_IRFLAG_Msk (0x1U << UARTIR_CR_IRFLAG_Pos) SUARTIR_CR_IRFLAG_POSITIVE (0x0U << UARTIR_CR_IRFLAG_Pos) TUARTIR_CR_IRFLAG_NEGTIVE (0x1U << UARTIR_CR_IRFLAG_Pos) VUARTIR_CR_TH_Pos 11 WUARTIR_CR_TH_Msk (0xfU << UARTIR_CR_TH_Pos) YUARTIR_CR_TZBRG_Pos 0 ZUARTIR_CR_TZBRG_Msk (0x7ffU << UARTIR_CR_TZBRG_Pos) \UARTx_CSR_BUSY_Pos 24 _UARTx_CSR_BUSY_Msk (0x1U << UARTx_CSR_BUSY_Pos) aUARTx_CSR_TXIREN_Pos 17 dUARTx_CSR_TXIREN_Msk (0x1U << UARTx_CSR_TXIREN_Pos) hUARTx_CSR_RXTOEN_Pos 16 kUARTx_CSR_RXTOEN_Msk (0x1U << UARTx_CSR_RXTOEN_Pos) oUARTx_CSR_IOSWAP_Pos 12 rUARTx_CSR_IOSWAP_Msk (0x1U << UARTx_CSR_IOSWAP_Pos) sUARTx_CSR_IOSWAP_DEFAULT (0x0U << UARTx_CSR_IOSWAP_Pos) tUARTx_CSR_IOSWAP_EXCHANGE (0x1U << UARTx_CSR_IOSWAP_Pos) vUARTx_CSR_DMATXIFCFG_Pos 10 yUARTx_CSR_DMATXIFCFG_Msk (0x1U << UARTx_CSR_DMATXIFCFG_Pos) }UARTx_CSR_BITORD_Pos 9 UARTx_CSR_BITORD_Msk (0x1U << UARTx_CSR_BITORD_Pos) UARTx_CSR_BITORD_LSB (0x0U << UARTx_CSR_BITORD_Pos) UARTx_CSR_BITORD_MSB (0x1U << UARTx_CSR_BITORD_Pos) UARTx_CSR_STOPCFG_Pos 8 UARTx_CSR_STOPCFG_Msk (0x1U << UARTx_CSR_STOPCFG_Pos) UARTx_CSR_STOPCFG_1STOPBIT (0x0U << UARTx_CSR_STOPCFG_Pos) UARTx_CSR_STOPCFG_2STOPBIT (0x1U << UARTx_CSR_STOPCFG_Pos) UARTx_CSR_PDSEL_Pos 6 UARTx_CSR_PDSEL_Msk (0x3U << UARTx_CSR_PDSEL_Pos) UARTx_CSR_PDSEL_7BIT (0x0U << UARTx_CSR_PDSEL_Pos) UARTx_CSR_PDSEL_8BIT (0x1U << UARTx_CSR_PDSEL_Pos) UARTx_CSR_PDSEL_9BIT (0x2U << UARTx_CSR_PDSEL_Pos) UARTx_CSR_PDSEL_6BIT (0x3U << UARTx_CSR_PDSEL_Pos) UARTx_CSR_PARITY_Pos 4 UARTx_CSR_PARITY_Msk (0x3U << UARTx_CSR_PARITY_Pos) UARTx_CSR_PARITY_NONE (0x0U << UARTx_CSR_PARITY_Pos) UARTx_CSR_PARITY_EVEN (0x1U << UARTx_CSR_PARITY_Pos) UARTx_CSR_PARITY_ODD (0x2U << UARTx_CSR_PARITY_Pos) UARTx_CSR_RXPOL_Pos 3 £UARTx_CSR_RXPOL_Msk (0x1U << UARTx_CSR_RXPOL_Pos) ¤UARTx_CSR_RXPOL_POSITIVE (0x0U << UARTx_CSR_RXPOL_Pos) ¥UARTx_CSR_RXPOL_NEGTIVE (0x1U << UARTx_CSR_RXPOL_Pos) §UARTx_CSR_TXPOL_Pos 2 ªUARTx_CSR_TXPOL_Msk (0x1U << UARTx_CSR_TXPOL_Pos) «UARTx_CSR_TXPOL_POSITIVE (0x0U << UARTx_CSR_TXPOL_Pos) ¬UARTx_CSR_TXPOL_NEGTIVE (0x1U << UARTx_CSR_TXPOL_Pos) ®UARTx_CSR_RXEN_Pos 1 ¯UARTx_CSR_RXEN_Msk (0x1U << UARTx_CSR_RXEN_Pos) °UARTx_CSR_RXEN_DISBALE (0x0U << UARTx_CSR_RXEN_Pos) ±UARTx_CSR_RXEN_ENABLE (0x1U << UARTx_CSR_RXEN_Pos) ³UARTx_CSR_TXEN_Pos 0 ´UARTx_CSR_TXEN_Msk (0x1U << UARTx_CSR_TXEN_Pos) µUARTx_CSR_TXEN_DISBALE (0x0U << UARTx_CSR_TXEN_Pos) ¶UARTx_CSR_TXEN_ENABLE (0x1U << UARTx_CSR_TXEN_Pos) ¸UARTx_IER_RXTO_IE_Pos 11 ºUARTx_IER_RXTO_IE_Msk (0x1U << UARTx_IER_RXTO_IE_Pos) ¼UARTx_IER_RXERR_IE_Pos 10 ½UARTx_IER_RXERR_IE_Msk (0x1U << UARTx_IER_RXERR_IE_Pos) ¿UARTx_IER_RXBF_IE_Pos 8 ÀUARTx_IER_RXBF_IE_Msk (0x1U << UARTx_IER_RXBF_IE_Pos) ÂUARTx_IER_NEWUP_IE_Pos 7 ÃUARTx_IER_NEWUP_IE_Msk (0x1U << UARTx_IER_NEWUP_IE_Pos) ÅUARTx_IER_TXBE_IE_Pos 1 ÆUARTx_IER_TXBE_IE_Msk (0x1U << UARTx_IER_TXBE_IE_Pos) ÈUARTx_IER_TXSE_IE_Pos 0 ÉUARTx_IER_TXSE_IE_Msk (0x1U << UARTx_IER_TXSE_IE_Pos) ËUARTx_ISR_PERR_Pos 18 ÌUARTx_ISR_PERR_Msk (0x1U << UARTx_ISR_PERR_Pos) ÎUARTx_ISR_FERR_Pos 17 ÏUARTx_ISR_FERR_Msk (0x1U << UARTx_ISR_FERR_Pos) ÑUARTx_ISR_OERR_Pos 16 ÓUARTx_ISR_OERR_Msk (0x1U << UARTx_ISR_OERR_Pos) ÕUARTx_ISR_RXTO_Pos 11 ×UARTx_ISR_RXTO_Msk (0x1U << UARTx_ISR_RXTO_Pos) ÙUARTx_ISR_RXBF_Pos 8 ÚUARTx_ISR_RXBF_Msk (0x1U << UARTx_ISR_RXBF_Pos) ÜUARTx_ISR_TXBE_Pos 1 ÝUARTx_ISR_TXBE_Msk (0x1U << UARTx_ISR_TXBE_Pos) ßUARTx_ISR_TXSE_Pos 0 àUARTx_ISR_TXSE_Msk (0x1U << UARTx_ISR_TXSE_Pos) âUARTx_TODR_TXDLY_LEN_Pos 8 ãUARTx_TODR_TXDLY_LEN_Msk (0xffU << UARTx_TODR_TXDLY_LEN_Pos) åUARTx_TODR_RXTO_LEN_Pos 0 æUARTx_TODR_RXTO_LEN_Msk (0xffU << UARTx_TODR_RXTO_LEN_Pos) èUARTx_RXBUF_RXBUF_Pos 0 éUARTx_RXBUF_RXBUF_Msk (0x1ffU << UARTx_RXBUF_RXBUF_Pos) ëUARTx_TXBUF_TXBUF_Pos 0 ìUARTx_TXBUF_TXBUF_Msk (0x1ffU << UARTx_TXBUF_TXBUF_Pos) îUARTx_BRG_SPBRG_Pos 0 ïUARTx_BRG_SPBRG_Msk (0xffffU << UARTx_BRG_SPBRG_Pos) t i ..\Drivers\ ..\Core\Include\ fm33a0xxev_uart.h FM33A0XXEV.h fm33a0xxev_CMU.h 8
|
..\Drivers\fm33a0xxev_uart.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ÷RxInt TxInt PUART_IntTypeDef à ÄSeven7Bit Eight8Bit Nine9Bit Six6Bit PUART_DataBitTypeDef %ûNONE EVEN ODD PUART_ParityBitTypeDef _,±OneBit TwoBit PUART_StopBitTypeDef 2*¤ BaudRate # DataBit D# ParityBit {# StopBit ±# ClockSrc # PUART_SInitTypeDef Ì;* RXBF_IE 1 # TXBE_IE 1 # TXSE_IE 1 # SPBRG # PDSEL # PARITY # RXTO_IE 1 # ERRIE 1 # RXEN 1 # STOPSEL # TXEN 1 # IREN 1 # RXDFLAG 1 # TXDFLAG 1 # PUART_InitTypeDef =M Þ ß à __FM33A0XXEV_LPTIM_H LPTIM_CFGR_ETR_AFEN_Pos 24 LPTIM_CFGR_ETR_AFEN_Msk (0x1U << LPTIM_CFGR_ETR_AFEN_Pos) LPTIM_CFGR_PSCSEL_Pos 14 #LPTIM_CFGR_PSCSEL_Msk (0x1U << LPTIM_CFGR_PSCSEL_Pos) $LPTIM_CFGR_PSCSEL_CLKSEL (0x0U << LPTIM_CFGR_PSCSEL_Pos) %LPTIM_CFGR_PSCSEL_LPTETRF (0x1U << LPTIM_CFGR_PSCSEL_Pos) 'LPTIM_CFGR_DIVSEL_Pos 10 0LPTIM_CFGR_DIVSEL_Msk (0x7U << LPTIM_CFGR_DIVSEL_Pos) 1LPTIM_CFGR_DIVSEL_DIV1 (0x0U << LPTIM_CFGR_DIVSEL_Pos) 2LPTIM_CFGR_DIVSEL_DIV2 (0x1U << LPTIM_CFGR_DIVSEL_Pos) 3LPTIM_CFGR_DIVSEL_DIV4 (0x2U << LPTIM_CFGR_DIVSEL_Pos) 4LPTIM_CFGR_DIVSEL_DIV8 (0x3U << LPTIM_CFGR_DIVSEL_Pos) 5LPTIM_CFGR_DIVSEL_DIV16 (0x4U << LPTIM_CFGR_DIVSEL_Pos) 6LPTIM_CFGR_DIVSEL_DIV32 (0x5U << LPTIM_CFGR_DIVSEL_Pos) 7LPTIM_CFGR_DIVSEL_DIV64 (0x6U << LPTIM_CFGR_DIVSEL_Pos) 8LPTIM_CFGR_DIVSEL_DIV128 (0x7U << LPTIM_CFGR_DIVSEL_Pos) :LPTIM_CFGR_EDGESEL_Pos 7 =LPTIM_CFGR_EDGESEL_Msk (0x1U << LPTIM_CFGR_EDGESEL_Pos) >LPTIM_CFGR_EDGESEL_RISING (0x0U << LPTIM_CFGR_EDGESEL_Pos) ?LPTIM_CFGR_EDGESEL_FALLING (0x1U << LPTIM_CFGR_EDGESEL_Pos) ALPTIM_CFGR_TRIGCFG_Pos 5 ELPTIM_CFGR_TRIGCFG_Msk (0x3U << LPTIM_CFGR_TRIGCFG_Pos) FLPTIM_CFGR_TRIGCFG_RISING (0x0U << LPTIM_CFGR_TRIGCFG_Pos) GLPTIM_CFGR_TRIGCFG_FALLING (0x1U << LPTIM_CFGR_TRIGCFG_Pos) HLPTIM_CFGR_TRIGCFG_EXTERNAL (0x2U << LPTIM_CFGR_TRIGCFG_Pos) JLPTIM_CFGR_ONST_Pos 2 MLPTIM_CFGR_ONST_Msk (0x1U << LPTIM_CFGR_ONST_Pos) NLPTIM_CFGR_ONST_CONTINUE (0x0U << LPTIM_CFGR_ONST_Pos) OLPTIM_CFGR_ONST_SINGLE (0x1U << LPTIM_CFGR_ONST_Pos) QLPTIM_CFGR_TMODE_Pos 0 VLPTIM_CFGR_TMODE_Msk (0x3U << LPTIM_CFGR_TMODE_Pos) WLPTIM_CFGR_TMODE_COUNTER (0x0U << LPTIM_CFGR_TMODE_Pos) XLPTIM_CFGR_TMODE_PULSE (0x1U << LPTIM_CFGR_TMODE_Pos) YLPTIM_CFGR_TMODE_ASY (0x2U << LPTIM_CFGR_TMODE_Pos) ZLPTIM_CFGR_TMODE_TIMEOUT (0x3U << LPTIM_CFGR_TMODE_Pos) \LPTIM_CNTR_CNT32_Pos 0 ]LPTIM_CNTR_CNT32_Msk (0xffffffffU << LPTIM_CNTR_CNT32_Pos) _LPTIM_CCSR_CAP1SSEL_Pos 24 dLPTIM_CCSR_CAP1SSEL_Msk (0x3U << LPTIM_CCSR_CAP1SSEL_Pos) eLPTIM_CCSR_CAP1SSEL_LPT_CH1 (0x0U << LPTIM_CCSR_CAP1SSEL_Pos) fLPTIM_CCSR_CAP1SSEL_XTLF (0x1U << LPTIM_CCSR_CAP1SSEL_Pos) gLPTIM_CCSR_CAP1SSEL_RCLP (0x2U << LPTIM_CCSR_CAP1SSEL_Pos) hLPTIM_CCSR_CAP1SSEL_RCMF (0x3U << LPTIM_CCSR_CAP1SSEL_Pos) jLPTIM_CCSR_CAP4EDGE_Pos 23 mLPTIM_CCSR_CAP4EDGE_Msk (0x1U << LPTIM_CCSR_CAP4EDGE_Pos) nLPTIM_CCSR_CAP4EDGE_RISING (0x0U << LPTIM_CCSR_CAP4EDGE_Pos) oLPTIM_CCSR_CAP4EDGE_FALLING (0x1U << LPTIM_CCSR_CAP4EDGE_Pos) qLPTIM_CCSR_CAP3EDGE_Pos 22 rLPTIM_CCSR_CAP3EDGE_Msk (0x1U << LPTIM_CCSR_CAP3EDGE_Pos) sLPTIM_CCSR_CAP3EDGE_RISING (0x0U << LPTIM_CCSR_CAP3EDGE_Pos) tLPTIM_CCSR_CAP3EDGE_FALLING (0x1U << LPTIM_CCSR_CAP3EDGE_Pos) vLPTIM_CCSR_CAP2EDGE_Pos 21 wLPTIM_CCSR_CAP2EDGE_Msk (0x1U << LPTIM_CCSR_CAP2EDGE_Pos) xLPTIM_CCSR_CAP2EDGE_RISING (0x0U << LPTIM_CCSR_CAP2EDGE_Pos) yLPTIM_CCSR_CAP2EDGE_FALLING (0x1U << LPTIM_CCSR_CAP2EDGE_Pos) {LPTIM_CCSR_CAP1EDGE_Pos 20 |LPTIM_CCSR_CAP1EDGE_Msk (0x1U << LPTIM_CCSR_CAP1EDGE_Pos) }LPTIM_CCSR_CAP1EDGE_RISING (0x0U << LPTIM_CCSR_CAP1EDGE_Pos) ~LPTIM_CCSR_CAP1EDGE_FALLING (0x1U << LPTIM_CCSR_CAP1EDGE_Pos) LPTIM_CCSR_POLAR4_Pos 19 LPTIM_CCSR_POLAR4_Msk (0x1U << LPTIM_CCSR_POLAR4_Pos) LPTIM_CCSR_POLAR4_POS (0x0U << LPTIM_CCSR_POLAR4_Pos)
LPTIM_CCSR_POLAR4_NEG (0x1U << LPTIM_CCSR_POLAR4_Pos) LPTIM_CCSR_POLAR3_Pos 18 LPTIM_CCSR_POLAR3_Msk (0x1U << LPTIM_CCSR_POLAR3_Pos) LPTIM_CCSR_POLAR3_POS (0x0U << LPTIM_CCSR_POLAR3_Pos) LPTIM_CCSR_POLAR3_NEG (0x1U << LPTIM_CCSR_POLAR3_Pos) LPTIM_CCSR_POLAR2_Pos 17 LPTIM_CCSR_POLAR2_Msk (0x1U << LPTIM_CCSR_POLAR2_Pos) LPTIM_CCSR_POLAR2_POS (0x0U << LPTIM_CCSR_POLAR2_Pos) LPTIM_CCSR_POLAR2_NEG (0x1U << LPTIM_CCSR_POLAR2_Pos) LPTIM_CCSR_POLAR1_Pos 16 LPTIM_CCSR_POLAR1_Msk (0x1U << LPTIM_CCSR_POLAR1_Pos) LPTIM_CCSR_POLAR1_POS (0x0U << LPTIM_CCSR_POLAR1_Pos) LPTIM_CCSR_POLAR1_NEG (0x1U << LPTIM_CCSR_POLAR1_Pos) LPTIM_CCSR_CAPCFG4_Pos 14 LPTIM_CCSR_CAPCFG4_Msk (0x3U << LPTIM_CCSR_CAPCFG4_Pos) LPTIM_CCSR_CAPCFG4_RISING (0x0U << LPTIM_CCSR_CAPCFG4_Pos) LPTIM_CCSR_CAPCFG4_FALLING (0x1U << LPTIM_CCSR_CAPCFG4_Pos) LPTIM_CCSR_CAPCFG4_BOTH (0x2U << LPTIM_CCSR_CAPCFG4_Pos) LPTIM_CCSR_CAPCFG3_Pos 12 ¡LPTIM_CCSR_CAPCFG3_Msk (0x3U << LPTIM_CCSR_CAPCFG3_Pos) ¢LPTIM_CCSR_CAPCFG3_RISING (0x0U << LPTIM_CCSR_CAPCFG3_Pos) £LPTIM_CCSR_CAPCFG3_FALLING (0x1U << LPTIM_CCSR_CAPCFG3_Pos) ¤LPTIM_CCSR_CAPCFG3_BOTH (0x2U << LPTIM_CCSR_CAPCFG3_Pos) ¦LPTIM_CCSR_CAPCFG2_Pos 10 §LPTIM_CCSR_CAPCFG2_Msk (0x3U << LPTIM_CCSR_CAPCFG2_Pos) ¨LPTIM_CCSR_CAPCFG2_RISING (0x0U << LPTIM_CCSR_CAPCFG2_Pos) ©LPTIM_CCSR_CAPCFG2_FALLING (0x1U << LPTIM_CCSR_CAPCFG2_Pos) ªLPTIM_CCSR_CAPCFG2_BOTH (0x2U << LPTIM_CCSR_CAPCFG2_Pos) ¬LPTIM_CCSR_CAPCFG1_Pos 8 LPTIM_CCSR_CAPCFG1_Msk (0x3U << LPTIM_CCSR_CAPCFG1_Pos) ®LPTIM_CCSR_CAPCFG1_RISING (0x0U << LPTIM_CCSR_CAPCFG1_Pos) ¯LPTIM_CCSR_CAPCFG1_FALLING (0x1U << LPTIM_CCSR_CAPCFG1_Pos) °LPTIM_CCSR_CAPCFG1_BOTH (0x2U << LPTIM_CCSR_CAPCFG1_Pos) ²LPTIM_CCSR_CC4S_Pos 6 ¶LPTIM_CCSR_CC4S_Msk (0x3U << LPTIM_CCSR_CC4S_Pos) ·LPTIM_CCSR_CC4S_NON (0x0U << LPTIM_CCSR_CC4S_Pos) ¸LPTIM_CCSR_CC4S_LPT_CH4_IN (0x1U << LPTIM_CCSR_CC4S_Pos) ¹LPTIM_CCSR_CC4S_LPT_CH4_OUT (0x2U << LPTIM_CCSR_CC4S_Pos) »LPTIM_CCSR_CC3S_Pos 4 ¼LPTIM_CCSR_CC3S_Msk (0x3U << LPTIM_CCSR_CC3S_Pos) ½LPTIM_CCSR_CC3S_NON (0x0U << LPTIM_CCSR_CC3S_Pos) ¾LPTIM_CCSR_CC3S_LPT_CH3_IN (0x1U << LPTIM_CCSR_CC3S_Pos) ¿LPTIM_CCSR_CC3S_LPT_CH3_OUT (0x2U << LPTIM_CCSR_CC3S_Pos) ÁLPTIM_CCSR_CC2S_Pos 2 ÂLPTIM_CCSR_CC2S_Msk (0x3U << LPTIM_CCSR_CC2S_Pos) ÃLPTIM_CCSR_CC2S_NON (0x0U << LPTIM_CCSR_CC2S_Pos) ÄLPTIM_CCSR_CC2S_LPT_CH2_IN (0x1U << LPTIM_CCSR_CC2S_Pos) ÅLPTIM_CCSR_CC2S_LPT_CH2_OUT (0x2U << LPTIM_CCSR_CC2S_Pos) ÇLPTIM_CCSR_CC1S_Pos 0 ÈLPTIM_CCSR_CC1S_Msk (0x3U << LPTIM_CCSR_CC1S_Pos) ÉLPTIM_CCSR_CC1S_NON (0x0U << LPTIM_CCSR_CC1S_Pos) ÊLPTIM_CCSR_CC1S_LPT_CH1_IN (0x1U << LPTIM_CCSR_CC1S_Pos) ËLPTIM_CCSR_CC1S_LPT_CH1_OUT (0x2U << LPTIM_CCSR_CC1S_Pos) ÍLPTIM_ARR_ARR_Pos 0 ÏLPTIM_ARR_ARR_Msk (0xffffffffU << LPTIM_ARR_ARR_Pos) ÑLPTIM_IER_OVR4IE_Pos 11 ÔLPTIM_IER_OVR4IE_Msk (0x1U << LPTIM_IER_OVR4IE_Pos) ØLPTIM_IER_OVR3IE_Pos 10 ÛLPTIM_IER_OVR3IE_Msk (0x1U << LPTIM_IER_OVR3IE_Pos) ßLPTIM_IER_OVR2IE_Pos 9 âLPTIM_IER_OVR2IE_Msk (0x1U << LPTIM_IER_OVR2IE_Pos) æLPTIM_IER_OVR1IE_Pos 8 éLPTIM_IER_OVR1IE_Msk (0x1U << LPTIM_IER_OVR1IE_Pos) íLPTIM_IER_TRIGIE_Pos 7 ðLPTIM_IER_TRIGIE_Msk (0x1U << LPTIM_IER_TRIGIE_Pos) ôLPTIM_IER_OVIE_Pos 6 ÷LPTIM_IER_OVIE_Msk (0x1U << LPTIM_IER_OVIE_Pos) ûLPTIM_IER_CC4IE_Pos 3 þLPTIM_IER_CC4IE_Msk (0x1U << LPTIM_IER_CC4IE_Pos) LPTIM_IER_CC3IE_Pos 2
LPTIM_IER_CC3IE_Msk (0x1U << LPTIM_IER_CC3IE_Pos) LPTIM_IER_CC2IE_Pos 1 LPTIM_IER_CC2IE_Msk (0x1U << LPTIM_IER_CC2IE_Pos) LPTIM_IER_CC1IE_Pos 0 LPTIM_IER_CC1IE_Msk (0x1U << LPTIM_IER_CC1IE_Pos) LPTIM_ISR_CAP4OVR_Pos 11 LPTIM_ISR_CAP4OVR_Msk (0x1U << LPTIM_ISR_CAP4OVR_Pos) LPTIM_ISR_CAP3OVR_Pos 10 LPTIM_ISR_CAP3OVR_Msk (0x1U << LPTIM_ISR_CAP3OVR_Pos) LPTIM_ISR_CAP2OVR_Pos 9 LPTIM_ISR_CAP2OVR_Msk (0x1U << LPTIM_ISR_CAP2OVR_Pos) LPTIM_ISR_CAP1OVR_Pos 8 ¡LPTIM_ISR_CAP1OVR_Msk (0x1U << LPTIM_ISR_CAP1OVR_Pos) £LPTIM_ISR_TRIGIF_Pos 7 ¤LPTIM_ISR_TRIGIF_Msk (0x1U << LPTIM_ISR_TRIGIF_Pos) ¦LPTIM_ISR_OVIF_Pos 6 §LPTIM_ISR_OVIF_Msk (0x1U << LPTIM_ISR_OVIF_Pos) ©LPTIM_ISR_CC4IF_Pos 3 ªLPTIM_ISR_CC4IF_Msk (0x1U << LPTIM_ISR_CC4IF_Pos) ¬LPTIM_ISR_CC3IF_Pos 2 LPTIM_ISR_CC3IF_Msk (0x1U << LPTIM_ISR_CC3IF_Pos) ¯LPTIM_ISR_CC2IF_Pos 1 °LPTIM_ISR_CC2IF_Msk (0x1U << LPTIM_ISR_CC2IF_Pos) ²LPTIM_ISR_CC1IF_Pos 0 ³LPTIM_ISR_CC1IF_Msk (0x1U << LPTIM_ISR_CC1IF_Pos) µLPTIM_CR_EN_Pos 0 ¸LPTIM_CR_EN_Msk (0x1U << LPTIM_CR_EN_Pos) ¼LPTIM_CCR1_CCR1_Pos 0 ½LPTIM_CCR1_CCR1_Msk (0xffffffffU << LPTIM_CCR1_CCR1_Pos) ¿LPTIM_CCR2_CCR2_Pos 0 ÀLPTIM_CCR2_CCR2_Msk (0xffffffffU << LPTIM_CCR2_CCR2_Pos) ÂLPTIM_CCR3_CCR3_Pos 0 ÃLPTIM_CCR3_CCR3_Msk (0xffffffffU << LPTIM_CCR3_CCR3_Pos) ÅLPTIM_CCR4_CCR4_Pos 0 ÆLPTIM_CCR4_CCR4_Msk (0xffffffffU << LPTIM_CCR4_CCR4_Pos) ` V ..\Drivers\ ..\Core\Include\ fm33a0xxev_lptim.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_lptim.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM â ã ä __FM33A0XXEV_WWDT_H WWDT_CR_CON_Pos 0 WWDT_CR_CON_Msk (0xffU << WWDT_CR_CON_Pos) WWDT_CFGR_CFG_Pos 0 &WWDT_CFGR_CFG_Msk (0x7U << WWDT_CFGR_CFG_Pos) (WWDT_CNTR_CNT_Pos 0 )WWDT_CNTR_CNT_Msk (0x3ffU << WWDT_CNTR_CNT_Pos) +WWDT_IER_IE_Pos 0 .WWDT_IER_IE_Msk (0x1U << WWDT_IER_IE_Pos) 2WWDT_ISR_NOVF_Pos 0 6WWDT_ISR_NOVF_Msk (0x1U << WWDT_ISR_NOVF_Pos) 8WWDT_PSCR_DIV_CNT_Pos 0 9WWDT_PSCR_DIV_CNT_Msk (0xfffU << WWDT_PSCR_DIV_CNT_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_wwdt.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_wwdt.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM æ ç è __FM33A0XXEV_SVD_H %SVD_CFGR_LVL_Pos 4 'SVD_CFGR_LVL_Msk (0xfU << SVD_CFGR_LVL_Pos) (SVD_CFGR_LVL_1P800V (0x0U << SVD_CFGR_LVL_Pos) )SVD_CFGR_LVL_2P014V (0x1U << SVD_CFGR_LVL_Pos) *SVD_CFGR_LVL_2P229V (0x2U << SVD_CFGR_LVL_Pos) +SVD_CFGR_LVL_2P443V (0x3U << SVD_CFGR_LVL_Pos) ,SVD_CFGR_LVL_2P657V (0x4U << SVD_CFGR_LVL_Pos) -SVD_CFGR_LVL_2P871V (0x5U << SVD_CFGR_LVL_Pos) .SVD_CFGR_LVL_3P086V (0x6U << SVD_CFGR_LVL_Pos) /SVD_CFGR_LVL_3P300V (0x7U << SVD_CFGR_LVL_Pos) 0SVD_CFGR_LVL_3P514V (0x8U << SVD_CFGR_LVL_Pos) 1SVD_CFGR_LVL_3P729V (0x9U << SVD_CFGR_LVL_Pos) 2SVD_CFGR_LVL_3P943V (0xaU << SVD_CFGR_LVL_Pos) 3SVD_CFGR_LVL_4P157V (0xbU << SVD_CFGR_LVL_Pos) 4SVD_CFGR_LVL_4P371V (0xcU << SVD_CFGR_LVL_Pos) 5SVD_CFGR_LVL_4P586V (0xdU << SVD_CFGR_LVL_Pos) 6SVD_CFGR_LVL_4P800V (0xeU << SVD_CFGR_LVL_Pos) 7SVD_CFGR_LVL_SVS (0xfU << SVD_CFGR_LVL_Pos) 9SVD_CFGR_DFEN_Pos 3 =SVD_CFGR_DFEN_Msk (0x1U << SVD_CFGR_DFEN_Pos) ASVD_CFGR_MOD_Pos 2 FSVD_CFGR_MOD_Msk (0x1U << SVD_CFGR_MOD_Pos) GSVD_CFGR_MOD_INTERVAL (0x1U << SVD_CFGR_MOD_Pos) HSVD_CFGR_MOD_ALWAYSON (0x0U << SVD_CFGR_MOD_Pos) JSVD_CFGR_ITVL_Pos 0 OSVD_CFGR_ITVL_Msk (0x3U << SVD_CFGR_ITVL_Pos) PSVD_CFGR_ITVL_62P5MS (0x0U << SVD_CFGR_ITVL_Pos) QSVD_CFGR_ITVL_256MS (0x1U << SVD_CFGR_ITVL_Pos) RSVD_CFGR_ITVL_1S (0x2U << SVD_CFGR_ITVL_Pos) SSVD_CFGR_ITVL_4S (0x3U << SVD_CFGR_ITVL_Pos) XSVD_CR_TE_Pos 8 YSVD_CR_TE_Msk (0x1U << SVD_CR_TE_Pos) [SVD_CR_SVSEN_Pos 1 `SVD_CR_SVSEN_Msk (0x1U << SVD_CR_SVSEN_Pos) dSVD_CR_SVDEN_Pos 0 eSVD_CR_SVDEN_Msk (0x1U << SVD_CR_SVDEN_Pos) gSVD_IER_PFIE_Pos 1 hSVD_IER_PFIE_Msk (0x1U << SVD_IER_PFIE_Pos) jSVD_IER_PRIE_Pos 0 kSVD_IER_PRIE_Msk (0x1U << SVD_IER_PRIE_Pos) mSVD_ISR_SVDO_Pos 8 pSVD_ISR_SVDO_Msk (0x1U << SVD_ISR_SVDO_Pos) rSVD_ISR_SVDR_Pos 7 tSVD_ISR_SVDR_Msk (0x1U << SVD_ISR_SVDR_Pos) vSVD_ISR_PFF_Pos 1 wSVD_ISR_PFF_Msk (0x1U << SVD_ISR_PFF_Pos) ySVD_ISR_PRF_Pos 0 zSVD_ISR_PRF_Msk (0x1U << SVD_ISR_PRF_Pos) |SVD_VSR_V1P0EN_Pos 2 SVD_VSR_V1P0EN_Msk (0x1U << SVD_VSR_V1P0EN_Pos) SVD_VSR_V0P95EN_Pos 1 SVD_VSR_V0P95EN_Msk (0x1U << SVD_VSR_V0P95EN_Pos) SVD_VSR_V0P9EN_Pos 0 SVD_VSR_V0P9EN_Msk (0x1U << SVD_VSR_V0P9EN_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_svd.h FM33A0XXEV.h d
|
..\Drivers\fm33a0xxev_svd.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *Î SVDMOD # SVDITVL # SVDLVL # DFEN 1 # PFIE 1 # PRIE 1 # SVDEN 1 # PSVD_InitTypeDef ß # ê ë ì __FM33A0XXEV_PAE_H ECC_STD_DBL 0x00 ECC_STD_ADD 0x01 ECC_ALG1_DBLADD 0x02 ECC_ALG2_ECDBL 0x03 ECC_ALG2_ECADDDBL 0x04 ECC_ALG2_YRECOVER 0x05 'PAE_CSR_DATA_TYPE_Pos 8 -PAE_CSR_DATA_TYPE_Msk (0x3U << PAE_CSR_DATA_TYPE_Pos) .PAE_CSR_DATA_TYPE_NONE (0x0U << PAE_CSR_DATA_TYPE_Pos) /PAE_CSR_DATA_TYPE_HALFWORD (0x1U << PAE_CSR_DATA_TYPE_Pos) 0PAE_CSR_DATA_TYPE_BYTE (0x2U << PAE_CSR_DATA_TYPE_Pos) 1PAE_CSR_DATA_TYPE_BIT (0x3U << PAE_CSR_DATA_TYPE_Pos) 3PAE_CSR_START_Pos 7 4PAE_CSR_START_Msk (0x1U << PAE_CSR_START_Pos) 6PAE_CSR_RUN_MODE_Pos 4 ;PAE_CSR_RUN_MODE_Msk (0x3U << PAE_CSR_RUN_MODE_Pos) <PAE_CSR_RUN_MODE_MOD (0x0U << PAE_CSR_RUN_MODE_Pos) =PAE_CSR_RUN_MODE_DOT (0x1U << PAE_CSR_RUN_MODE_Pos) >PAE_CSR_RUN_MODE_RSA (0x2U << PAE_CSR_RUN_MODE_Pos) ?PAE_CSR_RUN_MODE_ECC (0x3U << PAE_CSR_RUN_MODE_Pos) APAE_CSR_SOFT_RST_Pos 3 CPAE_CSR_SOFT_RST_Msk (0x1U << PAE_CSR_SOFT_RST_Pos) FPAE_CSR_PAEIE_Pos 2 IPAE_CSR_PAEIE_Msk (0x1U << PAE_CSR_PAEIE_Pos) JPAE_CSR_PAEIE_ENABLE (0x1U << PAE_CSR_PAEIE_Pos) KPAE_CSR_PAEIE_DISABLE (0x0U << PAE_CSR_PAEIE_Pos) MPAE_CSR_PAEIF_Pos 1 NPAE_CSR_PAEIF_Msk (0x1U << PAE_CSR_PAEIF_Pos) PPAE_CSR_BUSY_Pos 0 SPAE_CSR_BUSY_Msk (0x1U << PAE_CSR_BUSY_Pos) UPAE_MLR_PAE_MLR_Pos 0 YPAE_MLR_PAE_MLR_Msk (0x3fU << PAE_MLR_PAE_MLR_Pos) [PAE_MPR_PAE_MPR_Pos 0 \PAE_MPR_PAE_MPR_Msk (0xffffffffU << PAE_MPR_PAE_MPR_Pos) ^PAE_M0CFG_BLKCFG_Pos 15 aPAE_M0CFG_BLKCFG_Msk (0x1U << PAE_M0CFG_BLKCFG_Pos) bPAE_M0CFG_BLKCFG_16BLOCK (0x1U << PAE_M0CFG_BLKCFG_Pos) cPAE_M0CFG_BLKCFG_4BLOCK (0x0U << PAE_M0CFG_BLKCFG_Pos) ePAE_M0CFG_INS_M0_Pos 12 jPAE_M0CFG_INS_M0_Msk (0x3U << PAE_M0CFG_INS_M0_Pos) kPAE_M0CFG_INS_M0_MUL (0x0U << PAE_M0CFG_INS_M0_Pos) lPAE_M0CFG_INS_M0_ADD (0x1U << PAE_M0CFG_INS_M0_Pos) mPAE_M0CFG_INS_M0_SUB (0x3U << PAE_M0CFG_INS_M0_Pos) oPAE_M0CFG_RES_BLK_Pos 8 rPAE_M0CFG_RES_BLK_Msk (0xfU << PAE_M0CFG_RES_BLK_Pos) sPAE_M0CFG_RES_BLK_BLOCK0 (0x0U << PAE_M0CFG_RES_BLK_Pos) tPAE_M0CFG_RES_BLK_BLOCK1 (0x1U << PAE_M0CFG_RES_BLK_Pos) uPAE_M0CFG_RES_BLK_BLOCK2 (0x2U << PAE_M0CFG_RES_BLK_Pos) vPAE_M0CFG_RES_BLK_BLOCK3 (0x3U << PAE_M0CFG_RES_BLK_Pos) wPAE_M0CFG_RES_BLK_BLOCK4 (0x4U << PAE_M0CFG_RES_BLK_Pos) xPAE_M0CFG_RES_BLK_BLOCK5 (0x5U << PAE_M0CFG_RES_BLK_Pos) yPAE_M0CFG_RES_BLK_BLOCK6 (0x6U << PAE_M0CFG_RES_BLK_Pos) zPAE_M0CFG_RES_BLK_BLOCK7 (0x7U << PAE_M0CFG_RES_BLK_Pos) {PAE_M0CFG_RES_BLK_BLOCK8 (0x8U << PAE_M0CFG_RES_BLK_Pos) |PAE_M0CFG_RES_BLK_BLOCK9 (0x9U << PAE_M0CFG_RES_BLK_Pos) }PAE_M0CFG_RES_BLK_BLOCK10 (0xAU << PAE_M0CFG_RES_BLK_Pos) ~PAE_M0CFG_RES_BLK_BLOCK11 (0xBU << PAE_M0CFG_RES_BLK_Pos) PAE_M0CFG_RES_BLK_BLOCK12 (0xCU << PAE_M0CFG_RES_BLK_Pos) PAE_M0CFG_RES_BLK_BLOCK13 (0xDU << PAE_M0CFG_RES_BLK_Pos) PAE_M0CFG_RES_BLK_BLOCK14 (0xEU << PAE_M0CFG_RES_BLK_Pos) PAE_M0CFG_RES_BLK_BLOCK15 (0xFU << PAE_M0CFG_RES_BLK_Pos) PAE_M0CFG_OP1_BLK_Pos 4 PAE_M0CFG_OP1_BLK_Msk (0xfU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK0 (0x0U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK1 (0x1U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK2 (0x2U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK3 (0x3U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK4 (0x4U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK5 (0x5U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK6 (0x6U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK7 (0x7U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK8 (0x8U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK9 (0x9U << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK10 (0xAU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK11 (0xBU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK12 (0xCU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK13 (0xDU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK14 (0xEU << PAE_M0CFG_OP1_BLK_Pos) PAE_M0CFG_OP1_BLK_BLOCK15 (0xFU << PAE_M0CFG_OP1_BLK_Pos) ¡PAE_M0CFG_OP2_BLK_Pos 0 ¤PAE_M0CFG_OP2_BLK_Msk (0xfU << PAE_M0CFG_OP2_BLK_Pos) ¥PAE_M0CFG_OP2_BLK_BLOCK0 (0x0U << PAE_M0CFG_OP2_BLK_Pos) ¦PAE_M0CFG_OP2_BLK_BLOCK1 (0x1U << PAE_M0CFG_OP2_BLK_Pos) §PAE_M0CFG_OP2_BLK_BLOCK2 (0x2U << PAE_M0CFG_OP2_BLK_Pos) ¨PAE_M0CFG_OP2_BLK_BLOCK3 (0x3U << PAE_M0CFG_OP2_BLK_Pos) ©PAE_M0CFG_OP2_BLK_BLOCK4 (0x4U << PAE_M0CFG_OP2_BLK_Pos) ªPAE_M0CFG_OP2_BLK_BLOCK5 (0x5U << PAE_M0CFG_OP2_BLK_Pos) «PAE_M0CFG_OP2_BLK_BLOCK6 (0x6U << PAE_M0CFG_OP2_BLK_Pos) ¬PAE_M0CFG_OP2_BLK_BLOCK7 (0x7U << PAE_M0CFG_OP2_BLK_Pos) PAE_M0CFG_OP2_BLK_BLOCK8 (0x8U << PAE_M0CFG_OP2_BLK_Pos) ®PAE_M0CFG_OP2_BLK_BLOCK9 (0x9U << PAE_M0CFG_OP2_BLK_Pos) ¯PAE_M0CFG_OP2_BLK_BLOCK10 (0xAU << PAE_M0CFG_OP2_BLK_Pos) °PAE_M0CFG_OP2_BLK_BLOCK11 (0xBU << PAE_M0CFG_OP2_BLK_Pos) ±PAE_M0CFG_OP2_BLK_BLOCK12 (0xCU << PAE_M0CFG_OP2_BLK_Pos) ²PAE_M0CFG_OP2_BLK_BLOCK13 (0xDU << PAE_M0CFG_OP2_BLK_Pos) ³PAE_M0CFG_OP2_BLK_BLOCK14 (0xEU << PAE_M0CFG_OP2_BLK_Pos) ´PAE_M0CFG_OP2_BLK_BLOCK15 (0xFU << PAE_M0CFG_OP2_BLK_Pos) ·PAE_M1CFG_INS_M1_Pos 4 ÀPAE_M1CFG_INS_M1_Msk (0x7U << PAE_M1CFG_INS_M1_Pos) ÁPAE_M1CFG_INS_M1_JACOBIN (0x0U << PAE_M1CFG_INS_M1_Pos) ÂPAE_M1CFG_INS_M1_MIXADD (0x1U << PAE_M1CFG_INS_M1_Pos) ÃPAE_M1CFG_INS_M1_ECDBL (0x3U << PAE_M1CFG_INS_M1_Pos) ÄPAE_M1CFG_INS_M1_ECADDDBL (0x4U << PAE_M1CFG_INS_M1_Pos) ÅPAE_M1CFG_INS_M1_ECYRECOVER (0x5U << PAE_M1CFG_INS_M1_Pos) ÇPAE_M1CFG_AEN3_M1_Pos 1 ÊPAE_M1CFG_AEN3_M1_Msk (0x1U << PAE_M1CFG_AEN3_M1_Pos) ËPAE_M1CFG_AEN3_M1_NE3 (0x1U << PAE_M1CFG_AEN3_M1_Pos) ÌPAE_M1CFG_AEN3_M1_EQ3 (0x0U << PAE_M1CFG_AEN3_M1_Pos) ÎPAE_M1CFG_BIT_VALUE_M1_Pos 0 ÑPAE_M1CFG_BIT_VALUE_M1_Msk (0x1U << PAE_M1CFG_BIT_VALUE_M1_Pos) ÒPAE_M1CFG_BIT_VALUE_M1_VALUE1 (0x1U << PAE_M1CFG_BIT_VALUE_M1_Pos) ÓPAE_M1CFG_BIT_VALUE_M1_VALUE0 (0x0U << PAE_M1CFG_BIT_VALUE_M1_Pos) ÕPAE_M2CFG_ALWAYS_MULT_Pos 4 ØPAE_M2CFG_ALWAYS_MULT_Msk (0x1U << PAE_M2CFG_ALWAYS_MULT_Pos) ÙPAE_M2CFG_ALWAYS_MULT_ALWAYS (0x1U << PAE_M2CFG_ALWAYS_MULT_Pos) ÚPAE_M2CFG_ALWAYS_MULT_NONE (0x0U << PAE_M2CFG_ALWAYS_MULT_Pos) ÜPAE_M2CFG_FBO_M2_Pos 0 ßPAE_M2CFG_FBO_M2_Msk (0x1U << PAE_M2CFG_FBO_M2_Pos) àPAE_M2CFG_FBO_M2_FB1 (0x1U << PAE_M2CFG_FBO_M2_Pos) áPAE_M2CFG_FBO_M2_NFB1 (0x0U << PAE_M2CFG_FBO_M2_Pos) ãPAE_M3CFG_AEN3_M3_Pos 4 æPAE_M3CFG_AEN3_M3_Msk (0x1U << PAE_M3CFG_AEN3_M3_Pos) çPAE_M3CFG_AEN3_M3_EQ3 (0x1U << PAE_M3CFG_AEN3_M3_Pos) èPAE_M3CFG_AEN3_M3_NE3 (0x0U << PAE_M3CFG_AEN3_M3_Pos) êPAE_M3CFG_FBO_M3_Pos 0 íPAE_M3CFG_FBO_M3_Msk (0x1U << PAE_M3CFG_FBO_M3_Pos) îPAE_M3CFG_FBO_M3_FB1 (0x1U << PAE_M3CFG_FBO_M3_Pos) ïPAE_M3CFG_FBO_M3_NFB1 (0x0U << PAE_M3CFG_FBO_M3_Pos) ñPAE_WORD_PAE_WORD_Pos 0 òPAE_WORD_PAE_WORD_Msk (0xffffffffU << PAE_WORD_PAE_WORD_Pos) ` T ..\Drivers\ ..\Core\Include\ fm33a0xxev_pae.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_pae.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM î ï ð __FM33A0XXEV_HASH_H HASH_CSR_START_Pos 7 HASH_CSR_START_Msk (0x1U << HASH_CSR_START_Pos) HASH_CSR_BUSY_Pos 6 HASH_CSR_BUSY_Msk (0x1U << HASH_CSR_BUSY_Pos) HASH_CSR_HASHSEL_Pos 1 HASH_CSR_HASHSEL_Msk (0x1U << HASH_CSR_HASHSEL_Pos) !HASH_CSR_HASHSEL_SHA256 (0x0U << HASH_CSR_HASHSEL_Pos) "HASH_CSR_HASHSEL_SHA1 (0x1U << HASH_CSR_HASHSEL_Pos) $HASH_DTR_DATA_TYPE_Pos 0 +HASH_DTR_DATA_TYPE_Msk (0x3U << HASH_DTR_DATA_TYPE_Pos) ,HASH_DTR_DATA_TYPE_NONE (0x0U << HASH_DTR_DATA_TYPE_Pos) -HASH_DTR_DATA_TYPE_HALFWORD (0x1U << HASH_DTR_DATA_TYPE_Pos) .HASH_DTR_DATA_TYPE_BYTE (0x2U << HASH_DTR_DATA_TYPE_Pos) /HASH_DTR_DATA_TYPE_BIT (0x3U << HASH_DTR_DATA_TYPE_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_hash.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_hash.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ò ó ô __FM33A0XXEV_QSPI_H )QSPI_CR_PRESCALER_Pos 24 *QSPI_CR_PRESCALER_Msk (0xffU << QSPI_CR_PRESCALER_Pos) ,QSPI_CR_PMM_Pos 23 /QSPI_CR_PMM_Msk (0x1U << QSPI_CR_PMM_Pos) 0QSPI_CR_PMM_AND (0x0U << QSPI_CR_PMM_Pos) 1QSPI_CR_PMM_OR (0x1U << QSPI_CR_PMM_Pos) 3QSPI_CR_TOIE_Pos 20 6QSPI_CR_TOIE_Msk (0x1U << QSPI_CR_TOIE_Pos) :QSPI_CR_SMIE_Pos 19 =QSPI_CR_SMIE_Msk (0x1U << QSPI_CR_SMIE_Pos) AQSPI_CR_FTIE_Pos 18 DQSPI_CR_FTIE_Msk (0x1U << QSPI_CR_FTIE_Pos) HQSPI_CR_TCIE_Pos 17 KQSPI_CR_TCIE_Msk (0x1U << QSPI_CR_TCIE_Pos) OQSPI_CR_TEIE_Pos 16 RQSPI_CR_TEIE_Msk (0x1U << QSPI_CR_TEIE_Pos) VQSPI_CR_FIFOTHR_Pos 8 aQSPI_CR_FIFOTHR_Msk (0xfU << QSPI_CR_FIFOTHR_Pos) bQSPI_CR_FIFOTHR_1 (0x0U << QSPI_CR_FIFOTHR_Pos) cQSPI_CR_FIFOTHR_2 (0x1U << QSPI_CR_FIFOTHR_Pos) dQSPI_CR_FIFOTHR_3 (0x2U << QSPI_CR_FIFOTHR_Pos) eQSPI_CR_FIFOTHR_4 (0x3U << QSPI_CR_FIFOTHR_Pos) fQSPI_CR_FIFOTHR_5 (0x4U << QSPI_CR_FIFOTHR_Pos) gQSPI_CR_FIFOTHR_6 (0x5U << QSPI_CR_FIFOTHR_Pos) hQSPI_CR_FIFOTHR_7 (0x6U << QSPI_CR_FIFOTHR_Pos) iQSPI_CR_FIFOTHR_8 (0x7U << QSPI_CR_FIFOTHR_Pos) jQSPI_CR_FIFOTHR_9 (0x8U << QSPI_CR_FIFOTHR_Pos) kQSPI_CR_FIFOTHR_10 (0x9U << QSPI_CR_FIFOTHR_Pos) lQSPI_CR_FIFOTHR_11 (0x10U << QSPI_CR_FIFOTHR_Pos) mQSPI_CR_FIFOTHR_12 (0x11U << QSPI_CR_FIFOTHR_Pos) nQSPI_CR_FIFOTHR_13 (0x12U << QSPI_CR_FIFOTHR_Pos) oQSPI_CR_FIFOTHR_14 (0x13U << QSPI_CR_FIFOTHR_Pos) pQSPI_CR_FIFOTHR_15 (0x14U << QSPI_CR_FIFOTHR_Pos) qQSPI_CR_FIFOTHR_16 (0x15U << QSPI_CR_FIFOTHR_Pos) sQSPI_CR_SSHFT_Pos 4 vQSPI_CR_SSHFT_Msk (0x1U << QSPI_CR_SSHFT_Pos) zQSPI_CR_TCEN_Pos 3 ~QSPI_CR_TCEN_Msk (0x1U << QSPI_CR_TCEN_Pos) QSPI_CR_DMAEN_Pos 2
QSPI_CR_DMAEN_Msk (0x1U << QSPI_CR_DMAEN_Pos) QSPI_CR_ABORT_Pos 1 QSPI_CR_ABORT_Msk (0x1U << QSPI_CR_ABORT_Pos) QSPI_CR_EN_Pos 0 QSPI_CR_EN_Msk (0x1U << QSPI_CR_EN_Pos) QSPI_CFG_CSHT_Pos 8 QSPI_CFG_CSHT_Msk (0x7U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_1CYCLE (0x0U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_2CYCLES (0x1U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_3CYCLES (0x2U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_4CYCLES (0x3U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_5CYCLES (0x4U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_6CYCLES (0x5U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_7CYCLES (0x6U << QSPI_CFG_CSHT_Pos) QSPI_CFG_CSHT_8CYCLES (0x7U << QSPI_CFG_CSHT_Pos) ¢QSPI_CFG_CKMODE_Pos 0 ¥QSPI_CFG_CKMODE_Msk (0x1U << QSPI_CFG_CKMODE_Pos) ¦QSPI_CFG_CKMODE_MODE0 (0x0U << QSPI_CFG_CKMODE_Pos) §QSPI_CFG_CKMODE_MODE3 (0x1U << QSPI_CFG_CKMODE_Pos) ©QSPI_SR_FIFOLVL_Pos 8 ¬QSPI_SR_FIFOLVL_Msk (0x1fU << QSPI_SR_FIFOLVL_Pos) ®QSPI_SR_BUSY_Pos 5 ¯QSPI_SR_BUSY_Msk (0x1U << QSPI_SR_BUSY_Pos) ±QSPI_SR_TOF_Pos 4 ²QSPI_SR_TOF_Msk (0x1U << QSPI_SR_TOF_Pos) ´QSPI_SR_SMF_Pos 3 µQSPI_SR_SMF_Msk (0x1U << QSPI_SR_SMF_Pos) ·QSPI_SR_FTF_Pos 2 ¹QSPI_SR_FTF_Msk (0x1U << QSPI_SR_FTF_Pos) »QSPI_SR_TCF_Pos 1 ¼QSPI_SR_TCF_Msk (0x1U << QSPI_SR_TCF_Pos) ¾QSPI_DATALEN_QSPI_DATALEN_Pos 0 ¿QSPI_DATALEN_QSPI_DATALEN_Msk (0xffffffffU << QSPI_DATALEN_QSPI_DATALEN_Pos) ÁQSPI_CCR_CRM_Pos 28 ÄQSPI_CCR_CRM_Msk (0x1U << QSPI_CCR_CRM_Pos) ÅQSPI_CCR_CRM_ALWAYS (0x0U << QSPI_CCR_CRM_Pos) ÆQSPI_CCR_CRM_ONLY (0x1U << QSPI_CCR_CRM_Pos) ÈQSPI_CCR_OPMODE_Pos 26 ÍQSPI_CCR_OPMODE_Msk (0x3U << QSPI_CCR_OPMODE_Pos) ÎQSPI_CCR_OPMODE_WRITE (0x0U << QSPI_CCR_OPMODE_Pos) ÏQSPI_CCR_OPMODE_READ (0x1U << QSPI_CCR_OPMODE_Pos) ÐQSPI_CCR_OPMODE_QUERY (0x2U << QSPI_CCR_OPMODE_Pos) ÑQSPI_CCR_OPMODE_MAP (0x3U << QSPI_CCR_OPMODE_Pos) ÓQSPI_CCR_DMODE_Pos 24 ØQSPI_CCR_DMODE_Msk (0x3U << QSPI_CCR_DMODE_Pos) ÙQSPI_CCR_DMODE_NONE (0x0U << QSPI_CCR_DMODE_Pos) ÚQSPI_CCR_DMODE_SINGLE (0x1U << QSPI_CCR_DMODE_Pos) ÛQSPI_CCR_DMODE_DOUBLE (0x2U << QSPI_CCR_DMODE_Pos) ÜQSPI_CCR_DMODE_FOUR (0x3U << QSPI_CCR_DMODE_Pos) ÞQSPI_CCR_DUMCYC_Pos 18 ßQSPI_CCR_DUMCYC_Msk (0x1fU << QSPI_CCR_DUMCYC_Pos) áQSPI_CCR_ABSIZE_Pos 16 æQSPI_CCR_ABSIZE_Msk (0x3U << QSPI_CCR_ABSIZE_Pos) çQSPI_CCR_ABSIZE_8BITS (0x0U << QSPI_CCR_ABSIZE_Pos) èQSPI_CCR_ABSIZE_16BITS (0x1U << QSPI_CCR_ABSIZE_Pos) éQSPI_CCR_ABSIZE_24BITS (0x2U << QSPI_CCR_ABSIZE_Pos) êQSPI_CCR_ABSIZE_32BITS (0x3U << QSPI_CCR_ABSIZE_Pos) ìQSPI_CCR_ABMODE_Pos 14 ñQSPI_CCR_ABMODE_Msk (0x3U << QSPI_CCR_ABMODE_Pos) òQSPI_CCR_ABMODE_NONE (0x0U << QSPI_CCR_ABMODE_Pos) óQSPI_CCR_ABMODE_SINGLE (0x1U << QSPI_CCR_ABMODE_Pos) ôQSPI_CCR_ABMODE_DOUBLE (0x2U << QSPI_CCR_ABMODE_Pos) õQSPI_CCR_ABMODE_FOUR (0x3U << QSPI_CCR_ABMODE_Pos) ÷QSPI_CCR_ADSIZE_Pos 12 üQSPI_CCR_ADSIZE_Msk (0x3U << QSPI_CCR_ADSIZE_Pos) ýQSPI_CCR_ADSIZE_8BITS (0x0U << QSPI_CCR_ADSIZE_Pos) þQSPI_CCR_ADSIZE_16BITS (0x1U << QSPI_CCR_ADSIZE_Pos) ÿQSPI_CCR_ADSIZE_24BITS (0x2U << QSPI_CCR_ADSIZE_Pos) QSPI_CCR_ADSIZE_32BITS (0x3U << QSPI_CCR_ADSIZE_Pos) QSPI_CCR_ADMODE_Pos 10 QSPI_CCR_ADMODE_Msk (0x3U << QSPI_CCR_ADMODE_Pos) QSPI_CCR_ADMODE_NONE (0x0U << QSPI_CCR_ADMODE_Pos) QSPI_CCR_ADMODE_SINGLE (0x1U << QSPI_CCR_ADMODE_Pos) QSPI_CCR_ADMODE_DOUBLE (0x2U << QSPI_CCR_ADMODE_Pos) QSPI_CCR_ADMODE_FOUR (0x3U << QSPI_CCR_ADMODE_Pos) QSPI_CCR_IMODE_Pos 8 QSPI_CCR_IMODE_Msk (0x3U << QSPI_CCR_IMODE_Pos) QSPI_CCR_IMODE_NONE (0x0U << QSPI_CCR_IMODE_Pos) QSPI_CCR_IMODE_SINGLE (0x1U << QSPI_CCR_IMODE_Pos) QSPI_CCR_IMODE_DOUBLE (0x2U << QSPI_CCR_IMODE_Pos) QSPI_CCR_IMODE_FOUR (0x3U << QSPI_CCR_IMODE_Pos) QSPI_CCR_INSTRUCTION_Pos 0 QSPI_CCR_INSTRUCTION_Msk (0xffU << QSPI_CCR_INSTRUCTION_Pos) QSPI_ADDR_QSPI_ADDR_Pos 0 QSPI_ADDR_QSPI_ADDR_Msk (0xffffffffU << QSPI_ADDR_QSPI_ADDR_Pos) QSPI_ABR_QSPI_ABR_Pos 0 QSPI_ABR_QSPI_ABR_Msk (0xffffffffU << QSPI_ABR_QSPI_ABR_Pos) ¡QSPI_DR_QSPI_DATA_Pos 0 ¥QSPI_DR_QSPI_DATA_Msk (0xffffffffU << QSPI_DR_QSPI_DATA_Pos) §QSPI_SMSK_QSPI_SMSK_Pos 0 ¨QSPI_SMSK_QSPI_SMSK_Msk (0xffffffffU << QSPI_SMSK_QSPI_SMSK_Pos) ªQSPI_SMAT_QSPI_SMAT_Pos 0 ¬QSPI_SMAT_QSPI_SMAT_Msk (0xffffffffU << QSPI_SMAT_QSPI_SMAT_Pos) ®QSPI_PITV_QSPI_PITV_Pos 0 ¯QSPI_PITV_QSPI_PITV_Msk (0xffffU << QSPI_PITV_QSPI_PITV_Pos) ±QSPI_TO_QSPI_TO_Pos 0 ³QSPI_TO_QSPI_TO_Msk (0xffffU << QSPI_TO_QSPI_TO_Pos) µQSPI_CCR_DUMCYC_SET(value) ((value << QSPI_CCR_DUMCYC_Pos) & QSPI_CCR_DUMCYC_Msk) ¶QSPI_CCR_DUMCYC_GET(value) ((value >> QSPI_CCR_DUMCYC_Pos) & QSPI_CCR_DUMCYC_Msk) ·QSPI_CCR_INSTRUCTION_SET(value) ((value << QSPI_CCR_INSTRUCTION_Pos) & QSPI_CCR_INSTRUCTION_Msk) ¸QSPI_CCR_INSTRUCTION_GET(value) ((value >> QSPI_CCR_INSTRUCTION_Pos) & QSPI_CCR_INSTRUCTION_Msk) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_qspi.h FM33A0XXEV.h Ø
|
..\Drivers\fm33a0xxev_qspi.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *Â( Instruction # Address # AlternateByte # AddressSize # AlternateByteSize # DummyCycles # InstructionMode # AddressMode # AlternateByteMode # DataMode #$ PQSPI_CmdTypeDef à ' ö ÷ ø __FM33A0XXEV_BT_H BTx_CR1_CHEN_Pos 7 BTx_CR1_CHEN_Msk (0x1U << BTx_CR1_CHEN_Pos) BTx_CR1_CLEN_Pos 6 BTx_CR1_CLEN_Msk (0x1U << BTx_CR1_CLEN_Pos) $BTx_CR1_MODE_Pos 5 'BTx_CR1_MODE_Msk (0x1U << BTx_CR1_MODE_Pos) (BTx_CR1_MODE_CAPTURE (0x1U << BTx_CR1_MODE_Pos) )BTx_CR1_MODE_COUNTER (0x0U << BTx_CR1_MODE_Pos) +BTx_CR1_EDGESEL_Pos 4 /BTx_CR1_EDGESEL_Msk (0x1U << BTx_CR1_EDGESEL_Pos) 0BTx_CR1_EDGESEL_FALLING (0x1U << BTx_CR1_EDGESEL_Pos) 1BTx_CR1_EDGESEL_RISING (0x0U << BTx_CR1_EDGESEL_Pos) 3BTx_CR1_CAPMOD_Pos 3 6BTx_CR1_CAPMOD_Msk (0x1U << BTx_CR1_CAPMOD_Pos) 7BTx_CR1_CAPMOD_PULSE (0x1U << BTx_CR1_CAPMOD_Pos) 8BTx_CR1_CAPMOD_CYCLE (0x0U << BTx_CR1_CAPMOD_Pos) :BTx_CR1_CAPCLR_Pos 2 =BTx_CR1_CAPCLR_Msk (0x1U << BTx_CR1_CAPCLR_Pos) ABTx_CR1_CAPONCE_Pos 1 DBTx_CR1_CAPONCE_Msk (0x1U << BTx_CR1_CAPONCE_Pos) EBTx_CR1_CAPONCE_SINGLE (0x1U << BTx_CR1_CAPONCE_Pos) FBTx_CR1_CAPONCE_CONTINUE (0x0U << BTx_CR1_CAPONCE_Pos) HBTx_CR1_PWM_Pos 0 KBTx_CR1_PWM_Msk (0x1U << BTx_CR1_PWM_Pos) OBTx_CR2_SIG2SEL_Pos 7 RBTx_CR2_SIG2SEL_Msk (0x1U << BTx_CR2_SIG2SEL_Pos) SBTx_CR2_SIG2SEL_GROUP2 (0x1U << BTx_CR2_SIG2SEL_Pos) TBTx_CR2_SIG2SEL_GROUP1 (0x0U << BTx_CR2_SIG2SEL_Pos) VBTx_CR2_SIG1SEL_Pos 6 YBTx_CR2_SIG1SEL_Msk (0x1U << BTx_CR2_SIG1SEL_Pos) ZBTx_CR2_SIG1SEL_GROUP1 (0x1U << BTx_CR2_SIG1SEL_Pos) [BTx_CR2_SIG1SEL_GROUP2 (0x0U << BTx_CR2_SIG1SEL_Pos) ]BTx_CR2_CNTHSEL_Pos 4 aBTx_CR2_CNTHSEL_Msk (0x3U << BTx_CR2_CNTHSEL_Pos) bBTx_CR2_CNTHSEL_COUNTER (0x0U << BTx_CR2_CNTHSEL_Pos) cBTx_CR2_CNTHSEL_CAPTURE (0x1U << BTx_CR2_CNTHSEL_Pos) dBTx_CR2_CNTHSEL_INNER (0x2U << BTx_CR2_CNTHSEL_Pos) fBTx_CR2_DIREN_Pos 3 iBTx_CR2_DIREN_Msk (0x1U << BTx_CR2_DIREN_Pos) mBTx_CR2_STDIR_Pos 2 oBTx_CR2_STDIR_Msk (0x1U << BTx_CR2_STDIR_Pos) rBTx_CR2_SRCSEL_Pos 1 uBTx_CR2_SRCSEL_Msk (0x1U << BTx_CR2_SRCSEL_Pos) xBTx_CR2_DIRPO_Pos 0 {BTx_CR2_DIRPO_Msk (0x1U << BTx_CR2_DIRPO_Pos) |BTx_CR2_DIRPO_REVERSE (0x1U << BTx_CR2_DIRPO_Pos) }BTx_CR2_DIRPO_NON (0x0U << BTx_CR2_DIRPO_Pos) BTx_CFGR1_RTCSEL2_Pos 6 BTx_CFGR1_RTCSEL2_Msk (0x3U << BTx_CFGR1_RTCSEL2_Pos)
BTx_CFGR1_RTCSEL2_32768HZ (0x0U << BTx_CFGR1_RTCSEL2_Pos) BTx_CFGR1_RTCSEL2_RTC_SEC (0x1U << BTx_CFGR1_RTCSEL2_Pos) BTx_CFGR1_RTCSEL2_RTC_MIN (0x2U << BTx_CFGR1_RTCSEL2_Pos) BTx_CFGR1_RTCSEL1_Pos 4 BTx_CFGR1_RTCSEL1_Msk (0x3U << BTx_CFGR1_RTCSEL1_Pos) BTx_CFGR1_RTCSEL1_32768HZ (0x0U << BTx_CFGR1_RTCSEL1_Pos) BTx_CFGR1_RTCSEL1_RTC_SEC (0x1U << BTx_CFGR1_RTCSEL1_Pos) BTx_CFGR1_RTCSEL1_RTC_MIN (0x2U << BTx_CFGR1_RTCSEL1_Pos) BTx_CFGR1_GRP2SEL_Pos 2 BTx_CFGR1_GRP2SEL_Msk (0x3U << BTx_CFGR1_GRP2SEL_Pos) BTx_CFGR1_GRP2SEL_APBCLK (0x0U << BTx_CFGR1_GRP2SEL_Pos) BTx_CFGR1_GRP2SEL_RTCOUT2 (0x1U << BTx_CFGR1_GRP2SEL_Pos) BTx_CFGR1_GRP2SEL_IN_SIG2 (0x2U << BTx_CFGR1_GRP2SEL_Pos) BTx_CFGR1_GRP2SEL_EX_SIG2 (0x3U << BTx_CFGR1_GRP2SEL_Pos) BTx_CFGR1_GRP1SEL_Pos 0 ¥BTx_CFGR1_GRP1SEL_Msk (0x3U << BTx_CFGR1_GRP1SEL_Pos) ¦BTx_CFGR1_GRP1SEL_APBCLK (0x0U << BTx_CFGR1_GRP1SEL_Pos) §BTx_CFGR1_GRP1SEL_RTCOUT1 (0x1U << BTx_CFGR1_GRP1SEL_Pos) ¨BTx_CFGR1_GRP1SEL_IN_SIG1 (0x2U << BTx_CFGR1_GRP1SEL_Pos) ©BTx_CFGR1_GRP1SEL_EX_SIG1 (0x3U << BTx_CFGR1_GRP1SEL_Pos) «BTx_CFGR2_EXSEL2_Pos 6 °BTx_CFGR2_EXSEL2_Msk (0x3U << BTx_CFGR2_EXSEL2_Pos) ±BTx_CFGR2_EXSEL2_IN0 (0x0U << BTx_CFGR2_EXSEL2_Pos) ²BTx_CFGR2_EXSEL2_IN1 (0x1U << BTx_CFGR2_EXSEL2_Pos) ³BTx_CFGR2_EXSEL2_IN2 (0x2U << BTx_CFGR2_EXSEL2_Pos) ´BTx_CFGR2_EXSEL2_IN3 (0x3U << BTx_CFGR2_EXSEL2_Pos) ¶BTx_CFGR2_EXSEL1_Pos 4 »BTx_CFGR2_EXSEL1_Msk (0x3U << BTx_CFGR2_EXSEL1_Pos) ¼BTx_CFGR2_EXSEL1_IN0 (0x0U << BTx_CFGR2_EXSEL1_Pos) ½BTx_CFGR2_EXSEL1_IN1 (0x1U << BTx_CFGR2_EXSEL1_Pos) ¾BTx_CFGR2_EXSEL1_IN2 (0x2U << BTx_CFGR2_EXSEL1_Pos) ¿BTx_CFGR2_EXSEL1_IN3 (0x3U << BTx_CFGR2_EXSEL1_Pos) ÁBTx_CFGR2_INSEL2_Pos 2 ÆBTx_CFGR2_INSEL2_Msk (0x3U << BTx_CFGR2_INSEL2_Pos) ÇBTx_CFGR2_INSEL2_RX3 (0x0U << BTx_CFGR2_INSEL2_Pos) ÈBTx_CFGR2_INSEL2_RX4 (0x1U << BTx_CFGR2_INSEL2_Pos) ÉBTx_CFGR2_INSEL2_RX5 (0x2U << BTx_CFGR2_INSEL2_Pos) ÊBTx_CFGR2_INSEL2_RCLP (0x3U << BTx_CFGR2_INSEL2_Pos) ÌBTx_CFGR2_INSEL1_Pos 0 ÑBTx_CFGR2_INSEL1_Msk (0x3U << BTx_CFGR2_INSEL1_Pos) ÒBTx_CFGR2_INSEL1_RX0 (0x0U << BTx_CFGR2_INSEL1_Pos) ÓBTx_CFGR2_INSEL1_RX1 (0x1U << BTx_CFGR2_INSEL1_Pos) ÔBTx_CFGR2_INSEL1_RX2 (0x2U << BTx_CFGR2_INSEL1_Pos) ÕBTx_CFGR2_INSEL1_RCLP (0x3U << BTx_CFGR2_INSEL1_Pos) ×BTx_PRES_PRESCALE_Pos 0 ÙBTx_PRES_PRESCALE_Msk (0xffU << BTx_PRES_PRESCALE_Pos) ÛBTx_LOADCR_LHEN_Pos 4 ÝBTx_LOADCR_LHEN_Msk (0x1U << BTx_LOADCR_LHEN_Pos) ßBTx_LOADCR_LLEN_Pos 0 áBTx_LOADCR_LLEN_Msk (0x1U << BTx_LOADCR_LLEN_Pos) ãBTx_CNTL_CNTL_Pos 0 åBTx_CNTL_CNTL_Msk (0xffU << BTx_CNTL_CNTL_Pos) çBTx_CNTH_CNTH_Pos 0 éBTx_CNTH_CNTH_Msk (0xffU << BTx_CNTH_CNTH_Pos) ëBTx_PRESET_PRESETH_Pos 8 íBTx_PRESET_PRESETH_Msk (0xffU << BTx_PRESET_PRESETH_Pos) ïBTx_PRESET_PRESETL_Pos 0 ñBTx_PRESET_PRESETL_Msk (0xffU << BTx_PRESET_PRESETL_Pos) óBTx_LOADL_LOADL_Pos 0 õBTx_LOADL_LOADL_Msk (0xffU << BTx_LOADL_LOADL_Pos) ÷BTx_LOADH_LOADH_Pos 0 ùBTx_LOADH_LOADH_Msk (0xffU << BTx_LOADH_LOADH_Pos) ûBTx_CMPL_CMPL_Pos 0 ýBTx_CMPL_CMPL_Msk (0xffU << BTx_CMPL_CMPL_Pos) ÿBTx_CMPH_CMPH_Pos 0 BTx_CMPH_CMPH_Msk (0xffU << BTx_CMPH_CMPH_Pos) BTx_OUTCNT_OUTCNT_Pos 0
BTx_OUTCNT_OUTCNT_Msk (0xfffU << BTx_OUTCNT_OUTCNT_Pos) BTx_OCR_OUTCLR_Pos 5 BTx_OCR_OUTCLR_Msk (0x1U << BTx_OCR_OUTCLR_Pos) BTx_OCR_OUTCLR_INVALID (0x0U << BTx_OCR_OUTCLR_Pos) BTx_OCR_OUTCLR_CLEAR (0x1U << BTx_OCR_OUTCLR_Pos) BTx_OCR_OUTINV_Pos 4 BTx_OCR_OUTINV_Msk (0x1U << BTx_OCR_OUTINV_Pos) BTx_OCR_OUTINV_NORMAL (0x0U << BTx_OCR_OUTINV_Pos) BTx_OCR_OUTINV_REVERSE (0x1U << BTx_OCR_OUTINV_Pos) BTx_OCR_OUTMOD_Pos 3 BTx_OCR_OUTMOD_Msk (0x1U << BTx_OCR_OUTMOD_Pos) BTx_OCR_OUTMOD_PULSE_SHIFT (0x0U << BTx_OCR_OUTMOD_Pos) BTx_OCR_OUTMOD_NEG (0x1U << BTx_OCR_OUTMOD_Pos) BTx_OCR_OUTSEL_Pos 0 BTx_OCR_OUTSEL_Msk (0x7U << BTx_OCR_OUTSEL_Pos) BTx_OCR_OUTSEL_HIGH (0x0U << BTx_OCR_OUTSEL_Pos) BTx_OCR_OUTSEL_LOW (0x1U << BTx_OCR_OUTSEL_Pos) BTx_OCR_OUTSEL_GROUP1 (0x2U << BTx_OCR_OUTSEL_Pos) BTx_OCR_OUTSEL_GROUP2 (0x3U << BTx_OCR_OUTSEL_Pos) BTx_OCR_OUTSEL_PWM (0x4U << BTx_OCR_OUTSEL_Pos) BTx_IER_CMPHIE_Pos 4 ¡BTx_IER_CMPHIE_Msk (0x1U << BTx_IER_CMPHIE_Pos) £BTx_IER_CMPLIE_Pos 3 ¦BTx_IER_CMPLIE_Msk (0x1U << BTx_IER_CMPLIE_Pos) ¨BTx_IER_OVHIE_Pos 2 «BTx_IER_OVHIE_Msk (0x1U << BTx_IER_OVHIE_Pos) BTx_IER_OVLIE_Pos 1 °BTx_IER_OVLIE_Msk (0x1U << BTx_IER_OVLIE_Pos) ²BTx_IER_CAPIE_Pos 0 µBTx_IER_CAPIE_Msk (0x1U << BTx_IER_CAPIE_Pos) ·BTx_ISR_EDGESTA_Pos 5 ºBTx_ISR_EDGESTA_Msk (0x1U << BTx_ISR_EDGESTA_Pos) ¼BTx_ISR_CMPHIF_Pos 4 ¿BTx_ISR_CMPHIF_Msk (0x1U << BTx_ISR_CMPHIF_Pos) ÁBTx_ISR_CMPLIF_Pos 3 ÄBTx_ISR_CMPLIF_Msk (0x1U << BTx_ISR_CMPLIF_Pos) ÆBTx_ISR_OVHIF_Pos 2 ÉBTx_ISR_OVHIF_Msk (0x1U << BTx_ISR_OVHIF_Pos) ËBTx_ISR_OVLIF_Pos 1 ÎBTx_ISR_OVLIF_Msk (0x1U << BTx_ISR_OVLIF_Pos) ÐBTx_ISR_CAPIF_Pos 0 ÓBTx_ISR_CAPIF_Msk (0x1U << BTx_ISR_CAPIF_Pos) \ S ..\Drivers\ ..\Core\Include\ fm33a0xxev_bt.h FM33A0XXEV.h Ü
|
..\Drivers\fm33a0xxev_bt.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ú û ü __FM33A0XXEV_ET_H ETx_CR_OPOL_Pos 10 ETx_CR_OPOL_Msk (0x1U << ETx_CR_OPOL_Pos) ETx_CR_OPOL_NORMAL (0x0U << ETx_CR_OPOL_Pos) ETx_CR_OPOL_REVERSE (0x1U << ETx_CR_OPOL_Pos) ETx_CR_EXFLT_Pos 9 #ETx_CR_EXFLT_Msk (0x1U << ETx_CR_EXFLT_Pos) $ETx_CR_EXFLT_OPEN (0x1U << ETx_CR_EXFLT_Pos) %ETx_CR_EXFLT_CLOSE (0x0U << ETx_CR_EXFLT_Pos) 'ETx_CR_PWM_Pos 8 *ETx_CR_PWM_Msk (0x1U << ETx_CR_PWM_Pos) ,ETx_CR_CEN_Pos 7 /ETx_CR_CEN_Msk (0x1U << ETx_CR_CEN_Pos) 1ETx_CR_MOD_Pos 6 4ETx_CR_MOD_Msk (0x1U << ETx_CR_MOD_Pos) 5ETx_CR_MOD_CAPTURE (0x1U << ETx_CR_MOD_Pos) 6ETx_CR_MOD_COUNTER (0x0U << ETx_CR_MOD_Pos) 8ETx_CR_CASEN_Pos 5 ;ETx_CR_CASEN_Msk (0x1U << ETx_CR_CASEN_Pos) <ETx_CR_CASEN_32BITS (0x1U << ETx_CR_CASEN_Pos) =ETx_CR_CASEN_16BITS (0x0U << ETx_CR_CASEN_Pos) ?ETx_CR_EDGESEL_Pos 4 CETx_CR_EDGESEL_Msk (0x1U << ETx_CR_EDGESEL_Pos) DETx_CR_EDGESEL_FALLING (0x1U << ETx_CR_EDGESEL_Pos) EETx_CR_EDGESEL_RISING (0x0U << ETx_CR_EDGESEL_Pos) GETx_CR_CAPMOD_Pos 3 JETx_CR_CAPMOD_Msk (0x1U << ETx_CR_CAPMOD_Pos) KETx_CR_CAPMOD_PULSE (0x1U << ETx_CR_CAPMOD_Pos) LETx_CR_CAPMOD_CYCLE (0x0U << ETx_CR_CAPMOD_Pos) NETx_CR_CAPCLR_Pos 2 QETx_CR_CAPCLR_Msk (0x1U << ETx_CR_CAPCLR_Pos) TETx_CR_CAPONCE_Pos 1 WETx_CR_CAPONCE_Msk (0x1U << ETx_CR_CAPONCE_Pos) XETx_CR_CAPONCE_SINGLE (0x1U << ETx_CR_CAPONCE_Pos) YETx_CR_CAPONCE_CONTINUE (0x0U << ETx_CR_CAPONCE_Pos) [ETx_CR_CAPEDGE_Pos 0 ^ETx_CR_CAPEDGE_Msk (0x1U << ETx_CR_CAPEDGE_Pos) _ETx_CR_CAPEDGE_FALLING (0x1U << ETx_CR_CAPEDGE_Pos) `ETx_CR_CAPEDGE_RISING (0x0U << ETx_CR_CAPEDGE_Pos) bETx_INSR_SIG2SEL_Pos 7 eETx_INSR_SIG2SEL_Msk (0x1U << ETx_INSR_SIG2SEL_Pos) fETx_INSR_SIG2SEL_GROUP1 (0x1U << ETx_INSR_SIG2SEL_Pos) gETx_INSR_SIG2SEL_GROUP2 (0x0U << ETx_INSR_SIG2SEL_Pos) iETx_INSR_SIG1SEL_Pos 6 lETx_INSR_SIG1SEL_Msk (0x1U << ETx_INSR_SIG1SEL_Pos) mETx_INSR_SIG1SEL_GROUP2 (0x1U << ETx_INSR_SIG1SEL_Pos) nETx_INSR_SIG1SEL_GROUP1 (0x0U << ETx_INSR_SIG1SEL_Pos) pETx_INSR_GRP2SEL_Pos 2 ETx_INSR_GRP2SEL_Msk (0x7U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_UART0_RX (0x0U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_UART1_RX (0x1U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_XTLF (0x2U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_IN1 (0x3U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_IN2 (0x4U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_CMP1O (0x5U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_CMP2O (0x6U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET1_RCMF (0x7U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET2_UART2_RX (0x0U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET2_UART3_RX (0x1U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET2_XTLF (0x2U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET2_IN1 (0x3U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET2_IN2 (0x4U << ETx_INSR_GRP2SEL_Pos) ¡ETx_INSR_GRP2SEL_ET2_CMP1O (0x5U << ETx_INSR_GRP2SEL_Pos) ¢ETx_INSR_GRP2SEL_ET2_CMP2O (0x6U << ETx_INSR_GRP2SEL_Pos) £ETx_INSR_GRP2SEL_ET2_RCMF (0x7U << ETx_INSR_GRP2SEL_Pos) ¤ETx_INSR_GRP2SEL_ET3_IN1 (0x0U << ETx_INSR_GRP2SEL_Pos) ¥ETx_INSR_GRP2SEL_ET3_XTLF (0x1U << ETx_INSR_GRP2SEL_Pos) ¦ETx_INSR_GRP2SEL_ET3_UART4_RX (0x2U << ETx_INSR_GRP2SEL_Pos) §ETx_INSR_GRP2SEL_ET3_UART5_RX (0x3U << ETx_INSR_GRP2SEL_Pos) ¨ETx_INSR_GRP2SEL_ET3_RTCSEC (0x4U << ETx_INSR_GRP2SEL_Pos) ©ETx_INSR_GRP2SEL_ET4_IN (0x0U << ETx_INSR_GRP2SEL_Pos) ªETx_INSR_GRP2SEL_ET4_XTLF (0x1U << ETx_INSR_GRP2SEL_Pos) «ETx_INSR_GRP2SEL_ET4_UART_RX2 (0x2U << ETx_INSR_GRP2SEL_Pos) ¬ETx_INSR_GRP2SEL_ET4_UART_RX0 (0x3U << ETx_INSR_GRP2SEL_Pos) ETx_INSR_GRP2SEL_ET4_CMP1O (0x4U << ETx_INSR_GRP2SEL_Pos) ®ETx_INSR_GRP2SEL_ET4_CMP2O (0x5U << ETx_INSR_GRP2SEL_Pos) ¯ETx_INSR_GRP2SEL_ET4_RTCSEC (0x6U << ETx_INSR_GRP2SEL_Pos) °ETx_INSR_GRP2SEL_ET4_RCMF (0x7U << ETx_INSR_GRP2SEL_Pos) ²ETx_INSR_GRP1SEL_Pos 0 ÇETx_INSR_GRP1SEL_Msk (0x3U << ETx_INSR_GRP1SEL_Pos) ÈETx_INSR_GRP1SEL_ET1_APBCLK (0x0U << ETx_INSR_GRP1SEL_Pos) ÉETx_INSR_GRP1SEL_ET1_XTLF (0x1U << ETx_INSR_GRP1SEL_Pos) ÊETx_INSR_GRP1SEL_ET1_RCLP (0x2U << ETx_INSR_GRP1SEL_Pos) ËETx_INSR_GRP1SEL_ET1_IN0 (0x3U << ETx_INSR_GRP1SEL_Pos) ÌETx_INSR_GRP1SEL_ET2_APBCLK (0x0U << ETx_INSR_GRP1SEL_Pos) ÍETx_INSR_GRP1SEL_ET2_XTLF (0x1U << ETx_INSR_GRP1SEL_Pos) ÎETx_INSR_GRP1SEL_ET2_RCLP (0x2U << ETx_INSR_GRP1SEL_Pos) ÏETx_INSR_GRP1SEL_ET2_IN0 (0x3U << ETx_INSR_GRP1SEL_Pos) ÐETx_INSR_GRP1SEL_ET3_APBCLK (0x0U << ETx_INSR_GRP1SEL_Pos) ÑETx_INSR_GRP1SEL_ET3_IN0 (0x1U << ETx_INSR_GRP1SEL_Pos) ÒETx_INSR_GRP1SEL_ET3_RTCSEC (0x2U << ETx_INSR_GRP1SEL_Pos) ÓETx_INSR_GRP1SEL_ET3_RCLP (0x3U << ETx_INSR_GRP1SEL_Pos) ÔETx_INSR_GRP1SEL_ET4_APBCLK (0x0U << ETx_INSR_GRP1SEL_Pos) ÕETx_INSR_GRP1SEL_ET4_IN0 (0x1U << ETx_INSR_GRP1SEL_Pos) ÖETx_INSR_GRP1SEL_ET4_RTC64HZ (0x2U << ETx_INSR_GRP1SEL_Pos) ×ETx_INSR_GRP1SEL_ET4_RCMF (0x3U << ETx_INSR_GRP1SEL_Pos) ÙETx_PSCR1_PRESCALE1_Pos 0 ÛETx_PSCR1_PRESCALE1_Msk (0xffU << ETx_PSCR1_PRESCALE1_Pos) ÝETx_PSCR2_PRESCALE2_Pos 0 ßETx_PSCR2_PRESCALE2_Msk (0xffU << ETx_PSCR2_PRESCALE2_Pos) áETx_IVR_INITVALUE_Pos 0 âETx_IVR_INITVALUE_Msk (0xffffU << ETx_IVR_INITVALUE_Pos) äETx_CMPR_CMP_Pos 0 æETx_CMPR_CMP_Msk (0xffffU << ETx_CMPR_CMP_Pos) èETx_IER_CMPIE_Pos 2 ëETx_IER_CMPIE_Msk (0x1U << ETx_IER_CMPIE_Pos) íETx_IER_CAPIE_Pos 1 ðETx_IER_CAPIE_Msk (0x1U << ETx_IER_CAPIE_Pos) òETx_IER_OVIE_Pos 0 õETx_IER_OVIE_Msk (0x1U << ETx_IER_OVIE_Pos) ÷ETx_ISR_CMPIF_Pos 3 úETx_ISR_CMPIF_Msk (0x1U << ETx_ISR_CMPIF_Pos) üETx_ISR_EDGESTA_Pos 2 ÿETx_ISR_EDGESTA_Msk (0x1U << ETx_ISR_EDGESTA_Pos) ETx_ISR_CAPIF_Pos 1 ETx_ISR_CAPIF_Msk (0x1U << ETx_ISR_CAPIF_Pos) ETx_ISR_OVIF_Pos 0 ETx_ISR_OVIF_Msk (0x1U << ETx_ISR_OVIF_Pos) ETCNTx_CNT_Pos 0 ETCNTx_CNT_Msk (0xffffU << ETCNTx_CNT_Pos) \ S ..\Drivers\ ..\Core\Include\ fm33a0xxev_et.h FM33A0XXEV.h Ü
|
..\Drivers\fm33a0xxev_et.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM þ ÿ __FM33A0XXEV_VRTC_H HXVAR(object,addr) (*((object *) (addr))) const_rcmf_Trim HXVAR( uint32_t, 0x1FFFFB44 ) const_rclp_Trim HXVAR( uint32_t, 0x1FFFFB20 ) VRTC_PDRCR_CFG_Pos 0 VRTC_PDRCR_CFG_Msk (0x1U << VRTC_PDRCR_CFG_Pos) "VRTC_RCMFCR_EN_Msk (0x1U << VRTC_RCMFCR_EN_Pos) &VRTC_RCMFCR_EN_Pos 7 *VRTC_RCMFCR_EN_Msk (0x1U << VRTC_RCMFCR_EN_Pos) .VRTC_RCMFCR_TRIM_Pos 0 /VRTC_RCMFCR_TRIM_Msk (0x3fU << VRTC_RCMFCR_TRIM_Pos) 1VRTC_RCLPCR_CHOPEN_Pos 1 2VRTC_RCLPCR_CHOPEN_Msk (0x1U << VRTC_RCLPCR_CHOPEN_Pos) 4VRTC_RCLPCR_RCLP_OFF_Pos 0 8VRTC_RCLPCR_RCLP_OFF_Msk (0x1U << VRTC_RCLPCR_RCLP_OFF_Pos) <VRTC_RCLPTR_RCLP_TRIM_Pos 0 ?VRTC_RCLPTR_RCLP_TRIM_Msk (0xffU << VRTC_RCLPTR_RCLP_TRIM_Pos) AVRTC_XTLFCR_XTLFIPW_Pos 0 BVRTC_XTLFCR_XTLFIPW_Msk (0xfU << VRTC_XTLFCR_XTLFIPW_Pos) CVRTC_XTLFCR_XTLFIPW_850NA (0x0U << VRTC_XTLFCR_XTLFIPW_Pos) DVRTC_XTLFCR_XTLFIPW_800NA (0x1U << VRTC_XTLFCR_XTLFIPW_Pos) EVRTC_XTLFCR_XTLFIPW_750NA (0x2U << VRTC_XTLFCR_XTLFIPW_Pos) FVRTC_XTLFCR_XTLFIPW_700NA (0x3U << VRTC_XTLFCR_XTLFIPW_Pos) GVRTC_XTLFCR_XTLFIPW_650NA (0x4U << VRTC_XTLFCR_XTLFIPW_Pos) HVRTC_XTLFCR_XTLFIPW_600NA (0x5U << VRTC_XTLFCR_XTLFIPW_Pos) IVRTC_XTLFCR_XTLFIPW_550NA (0x6U << VRTC_XTLFCR_XTLFIPW_Pos) JVRTC_XTLFCR_XTLFIPW_500NA (0x7U << VRTC_XTLFCR_XTLFIPW_Pos) KVRTC_XTLFCR_XTLFIPW_450NA (0x8U << VRTC_XTLFCR_XTLFIPW_Pos) LVRTC_XTLFCR_XTLFIPW_400NA (0x9U << VRTC_XTLFCR_XTLFIPW_Pos) MVRTC_XTLFCR_XTLFIPW_350NA (0xaU << VRTC_XTLFCR_XTLFIPW_Pos) NVRTC_XTLFCR_XTLFIPW_300NA (0xbU << VRTC_XTLFCR_XTLFIPW_Pos) OVRTC_XTLFCR_XTLFIPW_250NA (0xcU << VRTC_XTLFCR_XTLFIPW_Pos) PVRTC_XTLFCR_XTLFIPW_200NA (0xdU << VRTC_XTLFCR_XTLFIPW_Pos) QVRTC_XTLFCR_XTLFIPW_150NA (0xeU << VRTC_XTLFCR_XTLFIPW_Pos) RVRTC_XTLFCR_XTLFIPW_100NA (0xfU << VRTC_XTLFCR_XTLFIPW_Pos) TVRTC_ADCCR_CKS_Pos 1 ]VRTC_ADCCR_CKS_Msk (0x7U << VRTC_ADCCR_CKS_Pos) ^VRTC_ADCCR_CKS_RCMF (0x0U << VRTC_ADCCR_CKS_Pos) _VRTC_ADCCR_CKS_RCMF_2 (0x1U << VRTC_ADCCR_CKS_Pos) `VRTC_ADCCR_CKS_RCMF_4 (0x2U << VRTC_ADCCR_CKS_Pos) aVRTC_ADCCR_CKS_RCMF_8 (0x3U << VRTC_ADCCR_CKS_Pos) bVRTC_ADCCR_CKS_RCMF_16 (0x4U << VRTC_ADCCR_CKS_Pos) cVRTC_ADCCR_CKS_RCMF_32 (0x5U << VRTC_ADCCR_CKS_Pos) dVRTC_ADCCR_CKS_RCLP (0x6U << VRTC_ADCCR_CKS_Pos) eVRTC_ADCCR_CKS_XTLF (0x7U << VRTC_ADCCR_CKS_Pos) gVRTC_ADCCR_CKE_Pos 0 jVRTC_ADCCR_CKE_Msk (0x1U << VRTC_ADCCR_CKE_Pos) nVRTC_LFDIER_LFDET_IE_Pos 0 oVRTC_LFDIER_LFDET_IE_Msk (0x1U << VRTC_LFDIER_LFDET_IE_Pos) qVRTC_LFDISR_LFDETO_Pos 1 tVRTC_LFDISR_LFDETO_Msk (0x1U << VRTC_LFDISR_LFDETO_Pos) vVRTC_LFDISR_LFDET_IF_Pos 0 wVRTC_LFDISR_LFDET_IF_Msk (0x1U << VRTC_LFDISR_LFDET_IF_Pos) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_vrtc.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_vrtc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __FM33A0XXEV_CDIF_H CDIF_CR_INTF_EN_Pos 0 CDIF_CR_INTF_EN_Msk (0xfU << CDIF_CR_INTF_EN_Pos) CDIF_CR_INTF_EN_ENABLE (0xAU << CDIF_CR_INTF_EN_Pos) CDIF_CR_INTF_EN_DISABLE (0x5U << CDIF_CR_INTF_EN_Pos) !CDIF_PSCR_PRSC_Pos 0 "CDIF_PSCR_PRSC_Msk (0x7U << CDIF_PSCR_PRSC_Pos) #CDIF_PSCR_PRSC_DIV1 (0x0U) $CDIF_PSCR_PRSC_DIV2 (0x1U) %CDIF_PSCR_PRSC_DIV4 (0x2U) &CDIF_PSCR_PRSC_DIV8 (0x3U) 'CDIF_PSCR_PRSC_DIV16 (0x4U) (CDIF_PSCR_PRSC_DIV32 (0x5U) )CDIF_PSCR_PRSC_DIV64 (0x6U) *CDIF_PSCR_PRSC_DIV128 (0x7U) ` U ..\Drivers\ ..\Core\Include\ fm33a0xxev_cdif.h FM33A0XXEV.h à
|
..\Drivers\fm33a0xxev_cdif.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __INCLUDEALL_H__
|
|
! " # $ Ì Â ..\Core\ ..\Drivers\ fm33a0xxev_include_all.h fm33a0xxev_aes.h fm33a0xxev_adc.h fm33a0xxev_bstim.h fm33a0xxev_comp.h fm33a0xxev_rmu.h fm33a0xxev_crc.h fm33a0xxev_lcd.h fm33a0xxev_dma.h fm33a0xxev_gpio.h fm33a0xxev_i2c.h fm33a0xxev_iwdt.h fm33a0xxev_lpuart.h fm33a0xxev_flash.h fm33a0xxev_pmu.h fm33a0xxev_cmu.h fm33a0xxev_rtc.h fm33a0xxev_dbg.h fm33a0xxev_spi.h fm33a0xxev_rng.h fm33a0xxev_u7816.h fm33a0xxev_uart.h fm33a0xxev_lptim.h fm33a0xxev_wwdt.h fm33a0xxev_svd.h fm33a0xxev_pae.h fm33a0xxev_hash.h fm33a0xxev_qspi.h fm33a0xxev_bt.h fm33a0xxev_et.h fm33a0xxev_vrtc.h fm33a0xxev_cdif.h ä
|
..\Core\fm33a0xxev_include_all.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM
|
__stdlib_h __ARMCLIB_VERSION 5060044 __LONGLONG long long _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) _ARMABI_THROW !__STDLIB_DECLS )__USE_C99_STDLIB 1 -__CLIBNS 4__CLIBNS GNULL HNULL 0 mEXIT_FAILURE 1 oEXIT_SUCCESS 0 RAND_MAX 0x7fffffff MB_CUR_MAX ( __aeabi_MB_CUR_MAX() ) ¥__fpsr_IXE 0x100000 ¦__fpsr_UFE 0x80000 §__fpsr_OFE 0x40000 ¨__fpsr_DZE 0x20000 ©__fpsr_IOE 0x10000 «__fpsr_IXC 0x10 ¬__fpsr_UFC 0x8 __fpsr_OFC 0x4 ®__fpsr_DZC 0x2 ¯__fpsr_IOC 0x1 ý__LONGLONG d Z D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ stdlib.h stdio.h à D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\stdlib.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] unsigned short int long long long uvoid char unsigned int Pwchar_t § P )¤div_t quot ¹ # rem ¹ # Pdiv_t \))Ôldiv_t quot À # rem À # Pldiv_t 1^/)lldiv_t quot È # rem È # Plldiv_t ba2)»_rand_state 䯹 8 __x ¦# )å_ANSI_rand_state Ù¹ __x Ð# Nõ¹ %õ%ýV "Õ Û "ù"åP__heapprt ò)À__sdiv32by16 quot ¹ # rem ¹ # P__sdiv32by16 ÿ0)þ__udiv32by16 quot ã # rem ã # P__udiv32by16 U9)¼__sdiv64by32 rem ¹ # quot ¹ # P__sdiv64by32 0Psize_t ã 5 __string_h __ARMCLIB_VERSION 5060044 _ARMABI __declspec(__nothrow) __STRING_DECLS __CLIBNS $__CLIBNS 7NULL 8NULL 0 d Z D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ string.h stdio.h Ä D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\string.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] unsigned int Psize_t § 5 BIT0 0x00000001 BIT1 0x00000002 BIT2 0x00000004 BIT3 0x00000008 BIT4 0x00000010 BIT5 0x00000020 BIT6 0x00000040
|
BIT7 0x00000080 BIT8 0x00000100 BIT9 0x00000200 BIT10 0x00000400 BIT11 0x00000800 BIT12 0x00001000 BIT13 0x00002000 BIT14 0x00004000 BIT15 0x00008000 BIT16 0x00010000 BIT17 0x00020000 BIT18 0x00040000 BIT19 0x00080000 BIT20 0x00100000 BIT21 0x00200000 BIT22 0x00400000 BIT23 0x00800000 BIT24 0x01000000 BIT25 0x02000000 BIT26 0x04000000 BIT27 0x08000000 BIT28 0x10000000 BIT29 0x20000000 !BIT30 0x40000000 "BIT31 0x80000000 #BITNO 0x00000000 %B0000_0000 0x00 &B0000_0001 0x01 'B0000_0010 0x02 (B0000_0011 0x03 )B0000_0100 0x04 *B0000_0101 0x05 +B0000_0110 0x06 ,B0000_0111 0x07 -B0000_1000 0x08 .B0000_1001 0x09 /B0000_1010 0x0A 0B0000_1011 0x0B 1B0000_1100 0x0C 2B0000_1101 0x0D 3B0000_1110 0x0E 4B0000_1111 0x0F 6B0001_0000 0x10 7B0001_0001 0x11 8B0001_0010 0x12 9B0001_0011 0x13 :B0001_0100 0x14 ;B0001_0101 0x15 <B0001_0110 0x16 =B0001_0111 0x17 >B0001_1000 0x18 ?B0001_1001 0x19 @B0001_1010 0x1A AB0001_1011 0x1B BB0001_1100 0x1C CB0001_1101 0x1D DB0001_1110 0x1E EB0001_1111 0x1F GB0010_0000 0x20 HB0010_0001 0x21 IB0010_0010 0x22 JB0010_0011 0x23 KB0010_0100 0x24 LB0010_0101 0x25 MB0010_0110 0x26 NB0010_0111 0x27 OB0010_1000 0x28 PB0010_1001 0x29 QB0010_1010 0x2A RB0010_1011 0x2B SB0010_1100 0x2C TB0010_1101 0x2D UB0010_1110 0x2E VB0010_1111 0x2F XB0011_0000 0x30 YB0011_0001 0x31 ZB0011_0010 0x32 [B0011_0011 0x33 \B0011_0100 0x34 ]B0011_0101 0x35 ^B0011_0110 0x36 _B0011_0111 0x37 `B0011_1000 0x38 aB0011_1001 0x39 bB0011_1010 0x3A cB0011_1011 0x3B dB0011_1100 0x3C eB0011_1101 0x3D fB0011_1110 0x3E gB0011_1111 0x3F iB0100_0000 0x40 jB0100_0001 0x41 kB0100_0010 0x42 lB0100_0011 0x43 mB0100_0100 0x44 nB0100_0101 0x45 oB0100_0110 0x46 pB0100_0111 0x47 qB0100_1000 0x48 rB0100_1001 0x49 sB0100_1010 0x4A tB0100_1011 0x4B uB0100_1100 0x4C vB0100_1101 0x4D wB0100_1110 0x4E xB0100_1111 0x4F zB0101_0000 0x50 {B0101_0001 0x51 |B0101_0010 0x52 }B0101_0011 0x53 ~B0101_0100 0x54 B0101_0101 0x55 B0101_0110 0x56 B0101_0111 0x57 B0101_1000 0x58 B0101_1001 0x59 B0101_1010 0x5A
B0101_1011 0x5B B0101_1100 0x5C B0101_1101 0x5D B0101_1110 0x5E B0101_1111 0x5F B0110_0000 0x60 B0110_0001 0x61 B0110_0010 0x62 B0110_0011 0x63 B0110_0100 0x64 B0110_0101 0x65 B0110_0110 0x66 B0110_0111 0x67 B0110_1000 0x68 B0110_1001 0x69 B0110_1010 0x6A B0110_1011 0x6B B0110_1100 0x6C B0110_1101 0x6D B0110_1110 0x6E B0110_1111 0x6F B0111_0000 0x70 B0111_0001 0x71 B0111_0010 0x72 B0111_0011 0x73 B0111_0100 0x74 ¡B0111_0101 0x75 ¢B0111_0110 0x76 £B0111_0111 0x77 ¤B0111_1000 0x78 ¥B0111_1001 0x79 ¦B0111_1010 0x7A §B0111_1011 0x7B ¨B0111_1100 0x7C ©B0111_1101 0x7D ªB0111_1110 0x7E «B0111_1111 0x7F B1000_0000 0x80 ®B1000_0001 0x81 ¯B1000_0010 0x82 °B1000_0011 0x83 ±B1000_0100 0x84 ²B1000_0101 0x85 ³B1000_0110 0x86 ´B1000_0111 0x87 µB1000_1000 0x88 ¶B1000_1001 0x89 ·B1000_1010 0x8A ¸B1000_1011 0x8B ¹B1000_1100 0x8C ºB1000_1101 0x8D »B1000_1110 0x8E ¼B1000_1111 0x8F ¾B1001_0000 0x90 ¿B1001_0001 0x91 ÀB1001_0010 0x92 ÁB1001_0011 0x93 ÂB1001_0100 0x94 ÃB1001_0101 0x95 ÄB1001_0110 0x96 ÅB1001_0111 0x97 ÆB1001_1000 0x98 ÇB1001_1001 0x99 ÈB1001_1010 0x9A ÉB1001_1011 0x9B ÊB1001_1100 0x9C ËB1001_1101 0x9D ÌB1001_1110 0x9E ÍB1001_1111 0x9F ÏB1010_0000 0xA0 ÐB1010_0001 0xA1 ÑB1010_0010 0xA2 ÒB1010_0011 0xA3 ÓB1010_0100 0xA4 ÔB1010_0101 0xA5 ÕB1010_0110 0xA6 ÖB1010_0111 0xA7 ×B1010_1000 0xA8 ØB1010_1001 0xA9 ÙB1010_1010 0xAA ÚB1010_1011 0xAB ÛB1010_1100 0xAC ÜB1010_1101 0xAD ÝB1010_1110 0xAE ÞB1010_1111 0xAF àB1011_0000 0xB0 áB1011_0001 0xB1 âB1011_0010 0xB2 ãB1011_0011 0xB3 äB1011_0100 0xB4 åB1011_0101 0xB5 æB1011_0110 0xB6 çB1011_0111 0xB7 èB1011_1000 0xB8 éB1011_1001 0xB9 êB1011_1010 0xBA ëB1011_1011 0xBB ìB1011_1100 0xBC íB1011_1101 0xBD îB1011_1110 0xBE ïB1011_1111 0xBF ñB1100_0000 0xC0 òB1100_0001 0xC1 óB1100_0010 0xC2 ôB1100_0011 0xC3 õB1100_0100 0xC4 öB1100_0101 0xC5 ÷B1100_0110 0xC6 øB1100_0111 0xC7 ùB1100_1000 0xC8 úB1100_1001 0xC9 ûB1100_1010 0xCA üB1100_1011 0xCB ýB1100_1100 0xCC þB1100_1101 0xCD ÿB1100_1110 0xCE B1100_1111 0xCF B1101_0000 0xD0 B1101_0001 0xD1 B1101_0010 0xD2
B1101_0011 0xD3 B1101_0100 0xD4 B1101_0101 0xD5 B1101_0110 0xD6 B1101_0111 0xD7 B1101_1000 0xD8 B1101_1001 0xD9 B1101_1010 0xDA B1101_1011 0xDB B1101_1100 0xDC B1101_1101 0xDD B1101_1110 0xDE B1101_1111 0xDF B1110_0000 0xE0 B1110_0001 0xE1 B1110_0010 0xE2 B1110_0011 0xE3 B1110_0100 0xE4 B1110_0101 0xE5 B1110_0110 0xE6 B1110_0111 0xE7 B1110_1000 0xE8 B1110_1001 0xE9 B1110_1010 0xEA B1110_1011 0xEB B1110_1100 0xEC B1110_1101 0xED ¡B1110_1110 0xEE ¢B1110_1111 0xEF ¤B1111_0000 0xF0 ¥B1111_0001 0xF1 ¦B1111_0010 0xF2 §B1111_0011 0xF3 ¨B1111_0100 0xF4 ©B1111_0101 0xF5 ªB1111_0110 0xF6 «B1111_0111 0xF7 ¬B1111_1000 0xF8 B1111_1001 0xF9 ®B1111_1010 0xFA ¯B1111_1011 0xFB °B1111_1100 0xFC ±B1111_1101 0xFD ²B1111_1110 0xFE ³B1111_1111 0xFF 4 * ..\Core\ bintohex.h Ô
|
..\Core\bintohex.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM __DEFINEALL_H__ RCHFCLKCFG 8 clkmode 1 SYSCLKdef CMU_RCHFCR_FSEL_8MHZ 5uint08 uint8_t 6uint16 uint16_t 7uint32 uint32_t 8int08 int8_t 9int16 int16_t :int32 int32_t AIN_NORMAL 0 BIN_PULLUP 1 GOUT_PUSHPULL 0 HOUT_OPENDRAIN 1 OALTFUN_NORMAL 0 PALTFUN_OPENDRAIN 1 QALTFUN_PULLUP 2 RALTFUN_OPENDRAIN_PULLUP 3 VWXYZ[\] ^
|
..\Core\ ..\Core\Include\ D:\Program Files\MDK5\ARM\ARMCC\Bin\..\include\ ..\Hardware\CLOCK\ ..\Hardware\DELAY\ define_all.h FM33A0XXEV.h fm33a0xxev_include_all.h stdio.h stdint.h stdlib.h string.h bintohex.h user_init.h delay.h À
|
..\Core\define_all.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM unsigned char Sþ B08 Ø Bit C PB08_Bit é -ªSUCCESS_0 ERROR_1 PErrorStatus_STM32 3*À!bit0 Ø # !bit1 Ø # !bit2 Ø # !bit3 Ø # !bit4 Ø # !bit5 Ø # !bit6 Ø # !bit7 Ø # __USER_INIT_H__ X N ..\Hardware\CLOCK\ ..\Core\ user_init.h define_all.h à
|
..\Hardware\CLOCK\user_init.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM _DELAY_H_ SYSTICK_CLOCK_SOURCE_SCLK 0xFFFFFF3F SYSTICK_CLOCK_SOURCE_LSCLK 0xFFFFFF7F SYSTICK_CLOCK_SOURCE_RFU 0xFFFFFFBF SYSTICK_CLOCK_SOURCE_SYSCLK 0xFFFFFFFF SYSTICK_CLOCK_SOURCE_U_SCLK 0x00000000 SYSTICK_CLOCK_SOURCE_U_LSCLK 0x00000040 SYSTICK_CLOCK_SOURCE_U_RFU 0x00000080 SYSTICK_CLOCK_SOURCE_U_SYSCLK 0x000000C0 SYSCLOCK_U __XTHF_CLOCK \ Q ..\Hardware\DELAY\ ..\Drivers\ delay.h fm33a0xxev_cmu.h
|
..\Hardware\DELAY\delay.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM int NëÝ "ä PConditionHook ë " # $ % _EXTERN_RTC_H_ EXT_RTC_INT_PORT GPIOD EXT_RTC_INT_PIN GPIO_Pin_6 TIMER_COUNTER_0 0 TIMER_COUNTER_1 0 EXTENSION_TIMER_SELECT 0x02 "FOUT_FRE_SELECT 0x0 &TIMER_EN 0x00 *UPDATA_INTER_SELECT 0x0 .ALARM_BIT_FLAG 0 2TEST_BIT_FLAG 0 6FLAG_REG 0 ;RESET_BIT_FLAG 0x0 ?ALARM_BIT_EN 0x0 CTIMER_BIT_FLAG 0x00 GUPDATA_BIT_FLAG 0x000000 KTEMP_BIT_FLAG 0x0000040 RRX8025_WRITE_ADDR 0x64 SRX8025_READ_ADDR 0x65 ` T ..\Function\EXTERN_RTC\ ..\Core\ extern_rtc.h define_all.h è
|
..\Function\EXTERN_RTC\extern_rtc.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM *Ò second W # minute W # hour W # week W # day W # month W # year f # PCALENDAR_TIME_T ç c*À year W # month W # day W # hour W # min W # sec W # PsClockBCD iotÀqsys_clockBCD_g Ñ ! ì Õ sys_clockBCD_g ' ( ) * _SYSTEM_GENERAL_PARA_H BCD_2_DECIMAL(__BCD__) ((__BCD__ / 16) * 10 + __BCD__ % 16) DECIMAL_2_BCD(__DECIMAL__) ((__DECIMAL__ / 16) * 10 + __DECIMAL__ % 16) BSWAP_16(x) ((x & 0x00ff) << 8) | ((x & 0xff00) >> 8) BSWAP_32(x) ((x & 0xff000000) >> 24) | ((x & 0x00ff0000) >> 8) | ((x & 0x0000ff00) << 8) | ((x & 0x000000ff) << 24) BSWAP_64(x) ((x & 0xff00000000000000) >> 56) | ((x & 0x00ff000000000000) >> 40) | ((x & 0x0000ff0000000000) >> 24) | ((x & 0x000000ff00000000) >> 8) | ((x & 0x00000000ff000000) << 8) | ((x & 0x0000000000ff0000) << 24) | ((x & 0x000000000000ff00) << 40) | ((x & 0x00000000000000ff) << 56) OFFSET_OF(type,member) ((size_t) & (((type *)0))->member) SIZEOF_OF(type,member) (sizeof(((type *)0))->member) ¢__SYS_DELAY_SEC_TIME_SET_(__HANDLE__,__NUMBER__) do{(&sys_delay_sec_para_g)->__HANDLE__.delay_time = __NUMBER__;__SYS_DELAY_SEC_FLAG_CLEAR_(__HANDLE__);}while(0); ¥__SYS_DELAY_SEC_TIME_GET_(__HANDLE__) ((&sys_delay_sec_para_g)->__HANDLE__.delay_time) ¨__SYS_DELAY_SEC_FLAG_GET(__HANDLE__) ((&sys_delay_sec_para_g)->__HANDLE__.delay_flag) ª__SYS_DELAY_SEC_FLAG_SET_(__HANDLE__) ((&sys_delay_sec_para_g)->__HANDLE__.delay_flag = SET) ¬__SYS_DELAY_SEC_FLAG_CLEAR_(__HANDLE__) ((&sys_delay_sec_para_g)->__HANDLE__.delay_flag = RESET) v ..\Soft\ ..\Core\ ..\Function\EXTERN_RTC\ system_general_para.h define_all.h extern_rtc.h L
|
..\Soft\system_general_para.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ¸DM_NONE DM_HM_UFG610 DM_HM_UFG620 DM_HCM_UFG210 DM_SCM_SZV101 DM_SM_DTU100 DM_SCM_SZV102 DM_SCM_SZV103 DM_HM_UFG630 DM_HM_UFG220 DM_HCM_UFG220 DM_HCM_UFG620 DM_HCM_UFG630 PDEVICE_TYPE á »DN50_TYPE DN80_TYPE DN100_TYPE DN150_TYPE DN200_TYPE DN25_TYPE DN32_TYPE DN40_TYPE PCALIBER_TYPE Ë(EM_NONE EM_IFRTT EM_IFRCT EM_SIFRTT EM_SIFRCT PEQUIPMENT_TYPE O1ËLITTLE_ENDIAN BIG_ENDIAN PBIG_OR_LITTLE_ENDIAN §7ÙFLOW_METER_CONN_NONE FLOW_METER_CONN_PULSE FLOW_METER_CONN_RS485 FLOW_METER_CONN_RS485_AND_PULSE PFLOW_METER_CONN_TYPE ç?BAUDRATE_1200 BAUDRATE_2400 BAUDRATE_4800 BAUDRATE_9600 BAUDRATE_19200 BAUDRATE_38400 BAUDRATE_56000 BAUDRATE_57600 BAUDRATE_115200 PBAUDRATE_CODE uLßPARITY_NONE PARITY_ODD PARITY_EVEN PPARITY_BIT .T
|
RS485_START_REASON_NONE RS485_START_REASON_KEY RS485_START_REASON_TIMING RS485_START_REASON_REPORT RS485_START_REASON_RECORD PRS485_START_REASON q^*Å
|
delay_flag E# delay_time K# tõ tf PDELAY_SEC_TYPE_T f*Ñ wrc_timeout_para Q# sys_active_time Q# sys_restart_delay_time Q# UC_active_time Q# PSYS_DELAY_SEC_PARA_T io* start_flag E# running_flag E# PFUN_START_CTRL_T íw*ø rs485_ctrl_flag # wrc_ctrl_flag # valve_ctrl_flag # PFUN_START_CTRL_PARA_T 0)í log_sizhu_run_t log_count f # log_addr_save # log_addr_begin # PLOG_SIZHU_RUN_T ¼qsys_run_period Eqsys_delay_sec_para_g Ñqsys_fun_run_ctrl_g x Q P sys_run_period sys_delay_sec_para_g 5 sys_fun_run_ctrl_g , - . / _VALVE_CONTROL_H_ Motor_A_PIN GPIO_Pin_8 Motor_A_PORT GPIOB
|
Motor_A_HIGH GPIO_SetBits(Motor_A_PORT,Motor_A_PIN) Motor_A_LOW GPIO_ResetBits(Motor_A_PORT,Motor_A_PIN) Motor_B_PIN GPIO_Pin_9 Motor_B_PORT GPIOB Motor_B_HIGH GPIO_SetBits(Motor_A_PORT,Motor_A_PIN) Motor_B_LOW GPIO_ResetBits(Motor_A_PORT,Motor_A_PIN) Motor_OP_PIN GPIO_Pin_6 Motor_OP_PORT GPIOB Motor_OP_IO_READ GPIO_ReadInputDataBit(Motor_OP_PORT,Motor_OP_PIN) Motor_CL_PIN GPIO_Pin_7 Motor_CL_PORT GPIOB Motor_CL_IO_READ GPIO_ReadInputDataBit(Motor_OP_PORT,Motor_OP_PIN) VALVE_FORCE_OPEN_PIN GPIO_Pin_12 VALVE_FORCE_OPEN_PORT GPIOC VALVE_FORCE_OPEN_IO_READ GPIO_ReadInputDataBit(VALVE_FORCE_OPEN_PORT,VALVE_FORCE_OPEN_PIN) VALVE_HADE_RUN_TIME_DN25 105U !VALVE_HADE_RUN_TIME_DN32 155U "VALVE_HADE_RUN_TIME_DN40 155U #VALVE_HADE_RUN_TIME_DN50 155U $VALVE_HADE_RUN_TIME_DN80 285U %VALVE_HADE_RUN_TIME_DN100 445U &VALVE_HADE_RUN_TIME_DN150 490U 'VALVE_HADE_RUN_TIME_DN200 520U t ..\Function\VALVE\ ..\Core\ ..\Soft\ valve_control.h define_all.h system_general_para.h Ô
|
..\Function\VALVE\valve_control.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM VM_NONE VM_PENGSHENG VM_HADE PVALVE_TYPE å /VALVE_NONE VALVE_OPEN VALVE_CLOSE VALVE_OPENING VALVE_CLOSING VALVE_ERROR PVALVE_STATUS ";´VL_UNLOCK VL_LOCK PVALVE_LOCK_STATE_T CVC_NONE VC_OPEN VC_CLOSE VC_UNLOCK VC_LOCK PVALVE_CTRL_TYPE_T ÎM*¡ valve_status # valve_ctrl_order # open_time_cnt f # close_time_cnt f # force_open_status õ # PVALVE_CTRL_PARA_T &Xt¡qvalve_ctrl_para_g º $ Ø ¾ valve_ctrl_para_g 1 2 3 4 _WIRELESS_REMOTE_COMM_H_ WRC_PWR_PORT GPIOE WRC_PWR_PIN GPIO_Pin_6
|
WRC_PWR_ON GPIO_SetBits(WRC_PWR_PORT, WRC_PWR_PIN) WRC_PWR_OFF GPIO_ResetBits(WRC_PWR_PORT, WRC_PWR_PIN) PWR_3V8_O_PORT GPIOE PWR_3V8_O_PIN GPIO_Pin_7 PWR_3V8_ON GPIO_SetBits(PWR_3V8_O_PORT, PWR_3V8_O_PIN) PWR_3V8_OFF GPIO_ResetBits(PWR_3V8_O_PORT, PWR_3V8_O_PIN) WRC_UART_SEND(__DATA__,__SIZE__) do{UARTx_SendData_Normal(WRC_UARTX,__DATA__,__SIZE__);delay_us(10);WRC_RX_DMA_CH0_reload();}while(0) WRC_MODULE_CMD_OPEN 0x1B WRC_MODULE_CMD_LINK_STATUS_ACK 0x41 WRC_MODULE_CMD_DATA_UP 0x67 WRC_MODULE_CMD_DATA_RECV "+R" vWRC_REC_BUF_LENGTH 256 ..\Function\WirelessRemoteComm\ ..\Core\ ..\Soft\ wireless_remote_comm.h define_all.h system_general_para.h Ô
|
..\Function\WirelessRemoteComm\wireless_remote_comm.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM char int PWRC_STATUS 'PWRC_START_MEANS i3PLINK_TYPE ü<PLINK_STATUS (DPWRC_TIME_START_TYPE QMPWRC_ERR_CODE Á]PWRC_CTRL_PARA_T 5sPWRC_UART_PARA_T |PLINK_INFO_T hqwrc_ctrl_para_g qwrc_uart_para_g qlink_info_g ²éWRC_IDLE WRC_OPEN_PWR WRC_CREATE_LINK WRC_SEND_DATA WRC_WAIT_REC_DATA WRC_OFF üWRC_MEANS_NONE WRC_MEANS_RTC_TIMING WRC_MEANS_KEY WRC_MEANS_ALARM WRC_MEANS_POWER WRC_MEANS_RTC_INTERVAL WRC_MEANS_AGAIN ¨LINK_TCP LINK_AEP LINK_ONENET ÑLINK_NONE LINK_OK LINK_ERR ÁWRC_TIME_START_NONE WRC_TIME_START_INTERVAL WRC_TIME_START_TIMING WRC_TIME_START_TIMING_TIMING µWRC_ERR_NONE WRC_ERR_PWR WRC_ERR_WAIT_LINK_TIME_OUT WRC_ERR_WAIT_ACK_TIME_OUT WRC_ERR_SEND_DATA *
|
wrc_start_flag # wrc_state # link_status # wrc_err_code p# wrc_result_flag V # time_out_time_sec f # wrc_OFF_cnt # wrc_restart_num_cnt f # wrc_restart_time_sec_cnt f # ttBtf *è
|
|
W ÿ recv_buf !# recv_length f # recv_flag õ # *Ó ) net_signal_intensity W # SIM_Type W #¥ ù IMEI #º ù ICCID ±# SNR #% F Ø Æ wrc_ctrl_para_g Ü wrc_uart_para_g ò link_info_g 6 7 8 9 _SIZHU_CTRL_WORD_H __SYS_STATUS_BYTES_GET(__HANDLE__) (system_status_word_g.status_word.__HANDLE__)
|
__SYS_STATUS_BYTES_STATUS(__HANDLE__,__FLAG__,__ID__) do { if (__SYS_STATUS_BYTES_GET(__HANDLE__) != __FLAG__) { (system_status_word_g.status_word.__HANDLE__ = __FLAG__); if(__FLAG__ == RESET) Alarm_List_Node_Deleted(&pList_head,__ID__); else if(__FLAG__ == SET) Alarm_List_Node_PushBack(&pList_head,__ID__); } } while (0) __SYS_ALARM_BYTES_SET(__HANDLE__,__FLAG__) (system_alarm_word_g.alarm_word.__HANDLE__ = __FLAG__) __SYS_STATUS_ALARM_BYTES_SET(__HANDLE__,__ID__) do { if (__SYS_STATUS_BYTES_GET(__HANDLE__) != SET){ system_status_word_g.status_word.__HANDLE__ = system_alarm_word_for_valve_g.alarm_word.__HANDLE__ = SET; if(__SYS_ALARM_REPORT_CTL_BYTES_GET(__HANDLE__) ==SET){ system_alarm_word_g.alarm_word.__HANDLE__ = SET; } Alarm_List_Node_PushBack(&pList_head,__ID__); } } while (0) (__SYS_FUNC_CFG_BYTES_GET(__HANDLE__) (system_function_ctrl_word_g.fun_ctrl_word.__HANDLE__) *__SYS_ALARM_CTL_BYTES_GET(__HANDLE__) (system_alarm_ctrl_word_g.alarm_ctl_word.__HANDLE__) ,__SYS_ALARM_REPORT_CTL_BYTES_GET(__HANDLE__) (system_alarm_report_ctrl_word_g.alarm_report_ctrl_word.__HANDLE__) /SYSTEM_SINGLE_BIT_SET1 0x0001 0SYSTEM_SINGLE_BIT_SET0 0x0000 3SSW_LCD_ALWAYS_SHOW_MODE 0x0001 4SSW_LCD_FLOW_SHOW_MODE 0x0002 5SSW_WORK_STATE_CALIBRATION 0x0001 6SSW_WORK_STATE_PARA_CONFIG 0x0002 7SSW_WORK_STATE_PARA_SHOW 0x0003 9SSW_VALVE_STATUS_OPEN 0x0001 :SSW_VALVE_STATUS_CLOSE 0x0002 ;SSW_VALVE_STATUS_OPENING 0x0003 <SSW_VALVE_STATUS_CLOSEING 0x0004 =SSW_VALVE_STATUS_ERR 0x0005 ?SSW_BILLING_TYPE_TERMINAL 0x0001 @SSW_BILLING_TYPE_CENTER 0x0002 BSSW_MEDIA_STATUS_WATER 0x0001 CSSW_MEDIA_STATUS_AIR 0x0002 DSSW_MEDIA_STATUS_GAS 0x0003 FSSW_CHANNEL_REMOVAL_STATUS_UP 0x0001 GSSW_CHANNEL_REMOVAL_STATUS_DOWN 0x0002 HSSW_CHANNEL_REMOVAL_STATUS_MID 0x0003 MSFCW_CURRENT_LOOP_WORK_CONDITION 0x0004 NSFCW_CURRENT_LOOP_LOW_LIMIT 0x0002 OSFCW_CURRENT_LOOP_OPEN 0x0001 QSFCW_LCD_BIDIRECTIONAL 0x0004 RSFCW_LCD_NORMAL_SHOW_MODE 0x0000 SSFCW_LCD_FLOW_SHOW_MODE 0x0002 TSFCW_LCD_ALWAYS_SHOW_MODE 0x0001 VSFCW_PRE_CORRECTION_TYPE 0x0000 WSFCW_TEM_CORRECTION_TYPE 0x0000 YSFCW_MANUAL_UP_CHANNEL_REMOVAL_CTRL 0x0004 ZSFCW_MANUAL_DOWN_CHANNEL_REMOVAL_CTRL 0x0002 [SFCW_MANUAL_MID_CHANNEL_REMOVAL_CTRL 0x0001 \SFCW_MANUAL_ALL_CHANNEL_REMOVAL_CTRL 0x0006 ^SFCW_BILLING_TYPE_NONE 0x0000 _SFCW_BILLING_TYPE_TERMINAL 0x0001 `SFCW_BILLING_TYPE_CENTER 0x0002 SYSTEM_STATUS_WORD_INF_LENGTH sizeof(SYSTEM_STA_WORD_T) ÈSYSTEM_FUNCTION_CTRL_WORD_INF_LENGTH sizeof(SYSTEM_FUN_CTRL_WORD_T) ¶SYSTEM_ALARM_WORD_INF_LENGTH sizeof(SYS_ALARM_T) ËVALVE_CTL_LENGTH (sizeof(VALVE_STATUS_CHANGE_T) + sizeof(VALVE_BILLING_CHANGE_1_T) + sizeof(VALVE_BILLING_CHANGE_2_T) + sizeof(VALVE_VOLTAGE_CHANGE_1_T) + sizeof(VALVE_VOLTAGE_CHANGE_2_T) + sizeof(VALVE_TP_ERR_1_T) + sizeof(VALVE_TP_ERR_2_T) + sizeof(VALVE_MEASURE_ERR_1_T) + sizeof(VALVE_MEASURE_ERR_2_T) + sizeof(VALVE_OTHER_ERR_1_T) + sizeof(VALVE_OTHER_ERR_2_T)) ÏVALVE_CTL_LEN sizeof(VALVE_CTL_BYTES_T) T J ..\Soft\ ..\Core\ sizhu_ctrl_word.h define_all.h ¨8
|
..\Soft\sizhu_ctrl_word.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ÆALARM_ID_NORMAL ALARM_ID_SYSTEM_START ALARM_ID_EX_POWER_STATUS_CHANGE ALARM_ID_COVER_OPEN ALARM_ID_MAINBOARD_REMOVAL ALARM_ID_GPRS_FAILED ALARM_ID_LCD_NUMBER_OVERRUN ALARM_ID_LITH_BAT_LOW ALARM_ID_LITH_BAT_DOWN ALARM_ID_LITH_BAT_REMOVAL ALARM_ID_ALKA_BAT_LOW ALARM_ID_ALKA_BAT_DOWN ALARM_ID_ALKA_BAT_REMOVAL ALARM_ID_VALVE_BAT_LOW ALARM_ID_VALVE_BAT_DOWN ALARM_ID_RTC_BAT_LOW ALARM_ID_TEM_TRANSMITTER_FAILURE ALARM_ID_TEM_EXCEED_UP_LIMIT !ALARM_ID_TEM_EXCEED_UP_UP_LIMIT "ALARM_ID_TEM_EXCEED_LOW_LIMIT #ALARM_ID_TEM_EXCEED_LOW_LOW_LIMIT $ALARM_ID_PRE_TRANSMITTER_FAILURE %ALARM_ID_PRE_EXCEED_UP_LIMIT &ALARM_ID_PRE_EXCEED_UP_UP_LIMIT 'ALARM_ID_PRE_EXCEED_LOW_LIMIT (ALARM_ID_PRE_EXCEED_LOW_LOW_LIMIT )ALARM_ID_AMBIENT_TEM_EXCEED_UP_LIMIT 0ALARM_ID_AMBIENT_TEM_EXCEED_LOW_LIMIT 1ALARM_ID_AMBIENT_TEM_SUDDEN_CHANGE 2ALARM_ID_LCD_AMBIENT_TEM_EXCEED_LOW_LIMIT 3ALARM_ID_MEASURE_SONIC_SENSOR_LOSS @ALARM_ID_MEASURE_FLOW_VELOCITY_ABNORMAL AALARM_ID_MEASURE_TIME_DIFF_ABNORMAL BALARM_ID_MEASURE_SOUND_VELOCITY_ABNORMAL CALARM_ID_MEASURE_SNR_ABNORMAL DALARM_ID_MEASURE_SIHNAL_OVERFLOW_ABNORMAL EALARM_ID_MEASURE_THRESHOLD_ABNORMAL FALARM_ID_MEASURE_GAIN_ABNORMAL GALARM_ID_MEDIUM_WATER HALARM_ID_MEDIUM_ABNORMAL IALARM_ID_DISMANTLE_METER_ABNORMAL PALARM_ID_METERING_UNIT_ABNORMAL QALARM_ID_MEASURE_CHANNEL_REMOVAL RALARM_ID_FLOW_EXCEED_UP_LIMIT `ALARM_ID_FLOW_EXCEED_UP_UP_LIMIT aALARM_ID_FLOW_EXCEED_UP_UP_LIMIT2 bALARM_ID_FLOW_BIDIRECTIONAL cALARM_ID_FLOW_CONSTANT dALARM_ID_FLOW_SMALL eALARM_ID_GAS_LEAK fALARM_ID_VALVE_ABNORMAL pALARM_ID_VALVE_CLOSE_GAS_RUNNING_ABNORMAL qALARM_ID_FLOW_BAT_LOW ALARM_ID_FLOW_BAT_DOWN ALARM_ID_BROKEN_LINE ALARM_ID_E2P_W_ABNORMAL ALARM_ID_E2P_R_ABNORMAL ALARM_ID_READ_485_ABNORMAL
ALARM_ID_485_READING_SMALLER_ABNORMAL ALARM_ID_EX_TRIGGER_CLOSE_VALVE ALARM_ID_BALANCE_SMALLER1 ALARM_ID_BALANCE_SMALLER2 ALARM_ID_BALANCE_SMALLER3 ALARM_ID_BALANCE_SMALLER4 ALARM_ID_BALANCE_SMALLER5 ALARM_ID_CUMULATIVE_GAS_ARRIVE ALARM_ID_N_DAYS_NO_GAS_ARRIVE ALARM_ID_N_DAYS_NO_REPORT_ARRIVE ALARM_ID_OP_VALVE_KEY ALARM_ID_CL_VALVE_KEY ALARM_ID_OP_VALVE_CMD ALARM_ID_CL_VALVE_CMD PSYS_ALARM_VALVE_T Ý ¹)¬"system_status_word_inf !lcd_mode f # ! f # !account_state f # !flow_direction f # ! f # ! f #!power_state f #! f #!cover_open f #!mainboard_remove f #! f # !valve_state f #!valve_lock f #!set_cumulate_up_to f #!no_use_gas_date_up_to f #!no_gprs_date_up_to f #!virtual_billing f # !billing_type f #! f #!balance_small_1 f #!balance_small_2 f #!balance_small_3 f #!balance_small_4 f #!balance_small_5 f # !lith_low f #!lith_down f #!lith_remove f #!alka_low f #!alka_down f #!alka_remove f #!flow_meter_low_pwr f #!flow_meter_under_pwr f # !gprs_status f #!RS485_err f #!RS485_lessen f #!broken_line f #!valve_bat_low f #!valve_bat_down f #!rtc_err f #!ex_trigger_close_valve f # !temp_err f #!temp_up f #!temp_up_up f #!temp_down f #!temp_down_down f #!cpu_temp_up f #!cpu_temp_down f #!tem_sudden_change f # !press_err f #!press_up f #!press_up_up f #!press_down f #!press_down_down f #! f # !flow_ver_err f #!tof_diff_err f #!sound_vel_err f #!snr_err f #!sig_up f #!sig_th_err f #!gain_err f #!ut_lose f # !media_status f # !dismantle f # ! f # !channel_removal_status f # ! f # !gas_leakage f #
|
!lcd_up f #
|
!lcd_temp_low f #
|
!flow_up_1 f #
|
!flow_up_2 f #
|
!flow_up_3 f #
|
!small_flow f #
|
!constant_flow f #
|
!cl_have_flow f # ! f # !current_loop_open f # ! f # PSYSTEM_STA_WORD_T à Sü" Õ"O status_word_union J status_word , PSYSTEM_STATUS_WORD_T F*Þ)
|
!current_loop_set f # ! f # !small_flow_cut_off f # ! f # !bidirectional_measure f # !lcd_mode f #! f # !compressibility_factor_choose f #!compressibility_factor_type f #!pre_correction_type f #!pre_err_process_mode f # ! f #!tem_correction_type f #!tem_err_process_mode f # !penalty_measure2 f #!penalty_measure3 f #! f # !measure_channel_removal f #!manual_flow_para_ctrl f #! f # !balance_sufficient_allow_open_valve f #!exti_flag f #!virtual_billing f #! f #!calibration_mode f #!account_open f #! f # !show_balance f #!show_price f #!show_logo f #! f #!billing_mode f # ! f # PSYSTEM_FUN_CTRL_WORD_T ÇRÐ*system_function_ctrl_word_inf
|
ª*O fun_ctrl_union fun_ctrl_word Þ PSYSTEM_FUNCTION_CTRL_WORD_T ýÎ*Æ;! f # !account_status f # !flow_bidirectional f # ! f # !system_start f #!power_state f #! f #!cover_open f #!mainboard_remove f #! f # !valve_error f #!valve_state_change f #! f #!set_cumulate_up_to f #!no_use_gas_date_up_to f #!no_gprs_date_up_to f #! f #!balance_small_1 f #!balance_small_2 f #!balance_small_3 f #!balance_small_4 f #!balance_small_5 f # !lith_low f #!lith_down f #!lith_remove f #!alka_low f #!alka_down f #!alka_remove f #!flow_meter_low_pwr f #!flow_meter_under_pwr f # !gprs_status f #!RS485_err f #!RS485_lessen f #!broken_line f #!valve_bat_low f #!valve_bat_down f #!rtc_err f #!ex_trigger_close_valve f # !temp_err f #!temp_up f #!temp_up_up f #!temp_down f #!temp_down_down f #!cpu_temp_up f #!cpu_temp_down f #!tem_sudden_change f # !press_err f #!press_up f #!press_up_up f #!press_down f #!press_down_down f #! f # !flow_vel_err f #!tof_diff_err f #!sound_vel_err f #!snr_err f #!sig_up f #!sig_th_err f #!gain_err f #!ut_lose f # !media_water f # !media_err f # !dismantle f # ! f # !channel_removal f # ! f # !gas_leakage f #
|
!lcd_up f #
|
!lcd_temp_low f #
|
!flow_up_1 f #
|
!flow_up_2 f #
|
!flow_up_3 f #
|
!constant_status f #
|
!cl_have_flow f # ! f # !gas_cumulate_amend f # !balance_amend f # !temp_para_amend f # !press_para_amend f # !billing_para_amend f # !current_loop_para_amend f # !low_pulse_para_amend f # ! f # !gas_cal_amend f # !gas_para_amend f # !pluse_cal_amend f # !ut_err_amend f # !ut_cal_amend f # ! f # PSYS_ALARM_T t´S<é;f alarm_word_union Þ alarm_word Æ PSYSTEM_ALARM_WORD_T Ú ¼Sæ<¹<f alarm_ctl_word_union . alarm_ctl_word Æ PSYSTEM_ALARM_CTRL_WORD_T * ÂSË==f alarm_ctl_send_union alarm_report_ctrl_word Æ PSYSTEM_ALARM_REPORT_CTRL_WORD_T È*ÍA!gprs_cmd_need_close_valve_flag f # !gprs_cmd_close_valve_type f # !flow_direction_need_close_valve_flag f # !flow_direction_close_valve_type f # !power_sta_need_close_valve_flag f # !power_sta_close_valve_type f # ! f # !cover_open_need_close_valve_flag f #!cover_open_close_valve_type f #!main_board_removal_need_close_valve_flag f #!main_board_removal_close_valve_type f #! f # PVALVE_STATUS_CHANGE_T ó á*óE!valve_error_need_close_valve_flag f # !valve_error_close_valve_type f # !balance_1_need_close_valve_flag f # !balance_1_close_valve_type f # !balance_2_need_close_valve_flag f # !balance_2_close_valve_type f # !balance_3_need_close_valve_flag f # !balance_3_close_valve_type f # !balance_4_need_close_valve_flag f #!balance_4_close_valve_type f #!balance_5_need_close_valve_flag f #!balance_5_close_valve_type f #! f # PVALVE_BILLING_CHANGE_1_T ë ÷*£H!set_cumulate_need_close_valve_flag f # !set_cumulate_close_valve_type f # !no_use_gas_need_close_valve_flag f # !no_use_gas_close_valve_type f # !no_gprs_need_close_valve_flag f # !no_gprs_close_valve_type f # ! f #
|
PVALVE_BILLING_CHANGE_2_T #*M!lith_low_need_close_valve_flag f # !lith_low_close_valve_type f # !lith_down_need_close_valve_flag f # !lith_down_close_valve_type f # !lith_remove_need_close_valve_flag f # !lith_remove_close_valve_type f # !alka_low_need_close_valve_flag f # !alka_low_close_valve_type f # !alka_down_need_close_valve_flag f #!alka_down_close_valve_type f #!alka_remove_need_close_valve_flag f #!alka_remove_close_valve_type f #!gprs_fail_need_close_valve_flag f #!gprs_fail_close_valve_type f #! f # PVALVE_VOLTAGE_CHANGE_1_T D$*S!flow_bat_low_need_close_valve_flag f # !flow_bat_low_need_close_valve_type f # !flow_bat_down_need_close_valve_flag f # !flow_bat_down_need_close_valve_type f # !read_485_abnormal_need_close_valve_flag f # !read_485_abnormal_need_close_valve_type f # !read_485_smaller_abnormal_need_close_valve_flag f # !read_485_smaller_abnormal_need_close_valve_type f # !pulse_broken_need_close_valve_flag f #!pulse_broken_need_close_valve_type f #!valve_bat_low_need_close_valve_flag f #!valve_bat_low_need_close_valve_type f #!valve_bat_down_need_close_valve_flag f #!valve_bat_down_need_close_valve_type f #! f # PVALVE_VOLTAGE_CHANGE_2_T À&·*æX!temp_up_need_close_valve_flag f # !temp_up_close_valve_type f # !temp_up_up_need_close_valve_flag f # !temp_up_up_close_valve_type f # !temp_down_need_close_valve_flag f # !temp_down_close_valve_type f # !temp_down_down_need_close_valve_flag f # !temp_down_down_close_valve_type f # !press_up_need_close_valve_flag f #!press_up_close_valve_type f #!press_up_up_need_close_valve_flag f #!press_up_up_close_valve_type f #!press_down_need_close_valve_flag f #!press_down_close_valve_type f #!press_down_down_need_close_valve_flag f #!press_down_down_close_valve_type f # PVALVE_TP_ERR_1_T ±)Ò*ì\!temp_err_need_close_valve_flag f # !temp_err_close_valve_type f # !press_err_need_close_valve_flag f # !press_err_close_valve_type f # !ambient_temp_up_need_close_valve_flag f # !ambient_temp_up_close_valve_type f # !ambient_temp_down_need_close_valve_flag f # !ambient_temp_down_close_valve_type f # !ambient_temp_sudden_change_need_close_valve_flag f #!ambient_temp_sudden_change_close_valve_type f #! f # PVALVE_TP_ERR_2_T ,å*¨b!flow_vel_err_need_close_valve_flag f # !flow_vel_err_close_valve_type f # !tof_diff_err_need_close_valve_flag f # !tof_diff_err_close_valve_type f # !sound_vel_err_need_close_valve_flag f # !sound_vel_err_close_valve_type f # !snr_err_need_close_valve_flag f # !snr_err_close_valve_type f # !sig_up_need_close_valve_flag f #!sig_up_close_valve_type f #!sig_th_err_need_close_valve_flag f #!sig_th_err_close_valve_type f #!gain_err_need_close_valve_flag f #!gain_err_close_valve_type f #!ut_lose_need_close_valve_flag f #!ut_lose_close_valve_type f # PVALVE_MEASURE_ERR_1_T
.*Íe!flooding_water_need_close_valve_flag f # !flooding_water_close_valve_type f # !media_err_need_close_valve_flag f # !media_err_close_valve_type f # !dismantle_need_close_valve_flag f # !dismantle_close_valve_type f # !metering_unit_abnormal_need_close_valve_flag f # !metering_unit_abnormal_need_close_valve_type f # ! f # PVALVE_MEASURE_ERR_2_T F1*k!leakage_need_close_valve_flag f # !leakage_close_valve_type f # !lcd_up_need_close_valve_flag f # !lcd_up_close_valve_type f # !lcd_temp_low_need_close_valve_flag f # !lcd_temp_low_close_valve_type f # !flow_up_1_need_close_valve_flag f # !flow_up_1_close_valve_type f # !flow_up_2_need_close_valve_flag f #!flow_up_2_close_valve_type f #!flow_up_3_need_close_valve_flag f #!flow_up_3_close_valve_type f #!cl_constant_flow_need_close_valve_flag f #!cl_constant_flow_valve_type f #!op_constant_flow_close_valve_flag f #!op_constant_flow_valve_type f # PVALVE_OTHER_ERR_1_T ë2¬*Âm!cl_have_flow_need_close_valve_flag f # !cl_have_flow_valve_type f # !e2p_write_err_need_close_valve_flag f # !e2p_write_err_flow_valve_type f # !e2p_read_err_need_close_valve_flag f # !e2p_read_err_flow_valve_type f # ! f #
|
PVALVE_OTHER_ERR_2_T «5¹*¶o valve_ctr_1 Í # valve_ctr_2 ó"# valve_ctr_3 #$# valve_ctr_4 &# valve_ctr_5 )# valve_ctr_6 f,#
|
valve_ctr_7 l.# valve_ctr_8 (1# valve_ctr_9 Í2# valve_ctr_10 5# valve_ctr_11 Â6# PVALVE_CTL_BYTES_T Þ6Èqsystem_status_word_g |qsystem_function_ctrl_word_g Pqsystem_alarm_word_g qsystem_alarm_word_for_valve_g qsystem_alarm_ctrl_word_g f qsystem_alarm_report_ctrl_word_g Ë qvalve_ctl_bytes_g ¶7 Ø ¬8 Ð7 system_status_word_g ë7 system_function_ctrl_word_g 8 system_alarm_word_g '8 system_alarm_word_for_valve_g K8 system_alarm_ctrl_word_g j8 system_alarm_report_ctrl_word_g 8 valve_ctl_bytes_g ; < = > _RS485_READ_DATA_H_ RS485_SEND_NORMAL(__DATA__,__SIZE__) do{RS485_RE_SEND_ENABLE;UARTx_SendData_Normal(UART5,__DATA__,__SIZE__);delay_us(10);RS485_RE_REC_ENABLE;}while(0)
|
RS485_REREAD_NUM 3 RS485_REREAD_WATI_TIME 3 RS485_PWR_DELAY_TIME 30 RS485_SYNC_PORT GPIOE RS485_SYNC_PIN GPIO_Pin_2 RS485_SYNC_IO_READ GPIO_ReadInputDataBit(RS485_SYNC_PORT, RS485_SYNC_PIN) RS485_PWR_PORT GPIOA RS485_PWR_PIN GPIO_Pin_15 RS485_PWR_ON GPIO_SetBits(RS485_PWR_PORT,RS485_PWR_PIN) RS485_PWR_OFF GPIO_ResetBits(RS485_PWR_PORT,RS485_PWR_PIN) RS485_RE_PORT GPIOA RS485_RE_PIN GPIO_Pin_14 !RS485_RE_SEND_ENABLE GPIO_SetBits(RS485_RE_PORT,RS485_RE_PIN) "RS485_RE_REC_ENABLE GPIO_ResetBits(RS485_RE_PORT,RS485_RE_PIN) %PWR_OUTPUT1_PORT GPIOB &PWR_OUTPUT1_PIN GPIO_Pin_11 'PWR_OUTPUT1_ON GPIO_SetBits(PWR_OUTPUT1_PORT,PWR_OUTPUT1_PIN) (PWR_OUTPUT1_OFF GPIO_ResetBits(PWR_OUTPUT1_PORT,PWR_OUTPUT1_PIN) )PWR_OUTPUT2_PORT GPIOB *PWR_OUTPUT2_PIN GPIO_Pin_12 +PWR_OUTPUT2_ON GPIO_SetBits(PWR_OUTPUT2_PORT,PWR_OUTPUT2_PIN) ,PWR_OUTPUT2_OFF GPIO_ResetBits(PWR_OUTPUT2_PORT,PWR_OUTPUT2_PIN) .PWR_OUTPUT_9V_PORT GPIOB /PWR_OUTPUT_9V_PIN GPIO_Pin_14 0PWR_OUTPUT_9V_ON GPIO_SetBits(PWR_OUTPUT_9V_PORT,PWR_OUTPUT_9V_PIN) 1PWR_OUTPUT_9V_OFF GPIO_ResetBits(PWR_OUTPUT_9V_PORT,PWR_OUTPUT_9V_PIN) 2PWR_OUTPUT_12V_PORT GPIOB 3PWR_OUTPUT_12V_PIN GPIO_Pin_15 4PWR_OUTPUT_12V_ON GPIO_SetBits(PWR_OUTPUT_12V_PORT,PWR_OUTPUT_12V_PIN) 5PWR_OUTPUT_12V_OFF GPIO_ResetBits(PWR_OUTPUT_12V_PORT,PWR_OUTPUT_12V_PIN) 7PWR_BOOST_EN_PORT GPIOB 8PWR_BOOST_EN_PIN GPIO_Pin_13 9PWR_BOOST_ENABLE GPIO_SetBits(PWR_BOOST_EN_PORT,PWR_BOOST_EN_PIN) :PWR_BOOST_DIABLE GPIO_ResetBits(PWR_BOOST_EN_PORT,PWR_BOOST_EN_PIN) LRS485_COM_REC_BUF_LENGTH 256 ..\Function\FLOW_METER_DATA_COLLECT\ ..\Core\ ..\Soft\ rs485_read_data.h define_all.h system_general_para.h Ø
|
..\Function\FLOW_METER_DATA_COLLECT\rs485_read_data.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM ÏRS485_COM_IDLE RS485_COM_PWR_ON RS485_COM_SEND RS485_COM_WAIT_ANSWER PRS485_COM_STATUS_T ù I*µúW ÿ recv_buf n# recv_length f # recv_flag õ # PRS485_COM_UART_PARA_T iSRS485_V1_5V RS485_V1_9V RS485_V1_12V RS485_V2_5V PRS485_PWR_OUTPUT_SELECT Ò]¥STEP_NONE MODBUS_STEP1 MODBUS_STEP2 MODBUS_STEP3 MODBUS_STEP4 MODBUS_STEP5 MODBUS_STEP6 PRS485_MODBUS_STEP_STATUS_T 3j*þ status O# reread_num_cnt W # reread_wait_time_cnt W # pwr_delay_status õ # pwr_delay_time_out_cnt W # modbus_step_status ¥# modbus_last_status ¥# PRS485_COM_CTRL_PARA_T Çzqrs485_com_uart_data_g µt~qrs485_com_ctrl_pata_g · B Ü rs485_com_uart_data_g » rs485_com_ctrl_pata_g @ A B C _SYSTEM_MEM_PARA_H SOFT_SERIAL_NUMBER1 0x05 SOFT_SERIAL_NUMBER2 0x00 SOFT_SERIAL_NUMBER3 0x05 SOFT_SERIAL_NUMBER4 0x07 EEP_PARA_INIT_ID 0x24041601 LAST_PATCH_ID EEP_PARA_PATCH_ID_1 EEP_PARA_PATCH_ID_1 0x24041601 CRC16_MODBUS_OFFSET sizeof(uint16_t) (SYSTEM_EEP_IDENTIFICATION_LENGTH sizeof(SYSTEM_EEP_IDENTIFICATION_T) 7EQUIPMENT_BASIC_INF_LENGTH sizeof(EQUIPMENT_BASIC_INF_T) EMAIN_EQUIPM_HARDWARE_SOFTWARE_INF_LENGTH sizeof(MAIN_EQUIPM_HARDWARE_SOFTWARE_INF_T) SLCD_EQUIPM_HARDWARE_SOFTWARE_INF_LENGTH sizeof(LCD_EQUIPM_HARDWARE_SOFTWARE_INF_T) aWIRELESS_EQUIPM_HARDWARE_SOFTWARE_INF_LENGTH sizeof(WIRELESS_EQUIPM_HARDWARE_SOFTWARE_INF_T) SAVE_REALTIME_DATA_LENGTH sizeof(SAVE_REALTIME_DATA_T) X O ..\Function\STORAGE\ ..\Core\ ..\Soft\ ..\Function\EXTERN_RTC\ ..\Function\VALVE\ ..\Function\WirelessRemoteComm\ ..\Function\FLOW_METER_DATA_COLLECT\ system_mem_para.h define_all.h system_general_para.h extern_rtc.h valve_control.h wireless_remote_comm.h sizhu_ctrl_word.h rs485_read_data.h
|
..\Function\STORAGE\system_mem_para.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM char double float PSYSTEM_EEP_IDENTIFICATION_T 'PEQUIPMENT_BASIC_INF_T 6)Ómain_equipment_hardware_software_inf CRC16_MODBUS f # W PCB_serial_number #²W PCB_model §#ÎW hard_serial_number Ã# óW soft_serial_number è#W soft_serial_crc #ºW soft_serial_date /# PMAIN_EQUIPM_HARDWARE_SOFTWARE_INF_T DD)lcd_equipment_hardware_software_inf CRC16_MODBUS f # ÇW PCB_serial_number ¼#ëW PCB_model à#W hard_serial_number ü# ¬W soft_serial_number !#ÑW soft_serial_crc F#óW soft_serial_date h# PLCD_EQUIPM_HARDWARE_SOFTWARE_INF_T ~R)É wireless_equipment_hardware_software_inf CRC16_MODBUS f # W PCB_serial_number ù#¨W PCB_model #ÄW hard_serial_number 9# éW soft_serial_number ^# W soft_serial_crc #° W soft_serial_date ¥# PWIRELESS_EQUIPM_HARDWARE_SOFTWARE_INF_T ¶`)² realtime_flow_data 0 forward_cumulate_sc ñ # forward_cumulate_wc ñ # cal_cumulate_sc ñ # cal_cumulate_wc ñ # err_forward_cumulate_sc ñ # err_forward_cumulate_wc ñ #( )ð realtime_billing_data O price_type_mode_now W # price_now # use_fee_sum ñ # balance_now ñ # ladder_cumulate_sc ñ # ladder_now W # base_readable_flag W # SC_base ñ # balance_base ñ #' gas_use_base ñ #/ fee_use__base ñ #7 ladder_SC_base ñ #? ladder_first_time_up_flag ñ #G *û§ CRC16_MODBUS f # record_time_BCD À # realtime_flow_data_s ø# realtime_billing_data_s ²#8êW reserve _# PSAVE_REALTIME_DATA_T ð* valve_status # valve_lock_state ´ # open_times f # close_times f # valve_close_ID f # PSAVE_VALVE_PARA_T *Á flow_meter_conn_type Y # flow_meter_code f # pulse_coe û # pulse_width f # baudrate_code # parity_bit _ #
|
output_voltage_code # slave_address W # broken_line_multiplex W # sub_machine_num W # flow_meter_serial_number é # PFLOW_METER_PARA_T (ª*× tem_up_limit * # tem_up_up_limit * # tem_low_limit * # tem_low_low_limit * # ambient_tem_up_limit * # ambient_tem_low_limit * #
|
pre_up_limit û # pre_up_up_limit û # pre_low_limit û # pre_low_low_limit û # PTEM_PRE_PARA_T [ º*´ freeze_interval f # W daily_freeze_time_BCD
|
# PMEASURE_FREEZE_PARA_T n
|
Á*§0 lith_bat_low_v W # lith_bat_under_v W # alka_bat_low_v W # alka_bat_under_v W # lith_bat_max_hour # lith_bat_used_hour # lith_bat_used_sec # W reserve # PBAT_PARA_T Ò
|
Î*ÀÉW PC_general_user_password ¾ # ôW PC_advanced_user_password é # W PC_manage_user_password # PLOGIN_PASSWORD_T º Ù* slave_address W # baudrate_code # parity_bit _ # PUP_COMM_PARA_T Y â*Í ÇÇW ip1 ¼ # ip_port1 f # ip1_connect_type 1 #W ip2 þ # ip_port2 f # ip2_connect_type 1 # bat_power_data_interval f # ext_power_data_interval f # time_start_type U # bat_power_send_interval f # ext_power_send_interval f #èW send_first_time_BCD Ý # timing_send_num W #§ W ° timing_send_time_BCD '# retransmission_interval f #2 retransmission_num W #4 comm_timeout_time f #5¯ W ¸ ¤ KVer_AES_128 ¯#7 PWRC_PARA_SIZHU_T · þ*§ report_data_save_num f # report_data_left_num f # PWRC_DATA_NUM_CTRL_PARA_SIZHU_T æ
*¨ # balance_valve_ctrl_byte ó" # conditional_valve_ctrl_byte #$ #£ 9 balance_small_value # cumulate_flow_threshold # no_wrc_days W # no_use_gas_days W # W reserve # PBILLING_VALVE_CTRL_PATA_T Nqsystem_eep_id_g qequipment_basic_inf_g 'qmain_equipment_hardware_software_inf_g Sqlcd_equipment_hardware_software_inf_g qwireless_equipment_hardware_software_inf_g Ét{qsave_realtime_data_g tqsave_valve_para_g %qflow_meter_para_g A qmeasure_freeze_para_g ´
|
qbat_para_g § qlogin_passeord_g @ qup_comm_para_g qwrc_para_sizhu_g Íqwrc_data_num_ctrl_para_sizhu_g 'qbilling_valve_ctrl_para_g (*ÿ$* CRC16_MODBUS f # eep_para_init_config_id # eep_para_patch_id #ï$W reserve d#
|
)'equipment_basic_inf F CRC16_MODBUS f # ¶%é specification_model # product_type ¸ # caliber_type ; #&W serial_number ý#¨&W manufactuer_code #" valve_type #$ equipment_type #%÷&W reserve l#& ¬ J system_eep_id_g ` equipment_basic_inf_g | main_equipment_hardware_software_inf_g © lcd_equipment_hardware_software_inf_g Õ wireless_equipment_hardware_software_inf_g
|
save_realtime_data_g ) save_valve_para_g A flow_meter_para_g Y measure_freeze_para_g u bat_para_g login_passeord_g up_comm_para_g ² wrc_para_sizhu_g É wrc_data_num_ctrl_para_sizhu_g î billing_valve_ctrl_para_g E F G H _RS485_DATA_ANALYSIS_PRO_H_ ZS_2XS_2_DOUBLE(__ZS__,__XS__) (__ZS__+ 0.01*__XS__) SIZHUMODBUS1 0x0101 SIZHUMODBUS2 0x0102 SIZHUMODBUS3 0x0103 SIZHUMODBUSV2_0 0x0104 TIANXINCUSTOM 0x0200 TIANXINMODBUS 0x0201 TIANXINMODBUSA4 0x0202 TIANXINMODBUSA6 0x0203 TIANXINMODBUSA3 0x0204 TIANXINMODBUSTFC 0x0205 TIANXINMODBUSTUA 0x0206 TIANXINMODBUSTUFC 0x0207 TIANXINMODBUSTUF 0x0208 EKMODBUS 0x0300 !EKMODBUS_M_SONIC 0x0301 #CANGNANCUSTOM 0x0400 $CANGNANMODBUSV2_0 0x0401 %CANGNANMODBUSV3_1 0x0402 &CANGNANMODBUSV1_3 0x0403 (XINKECUSTOM 0x0500 )XINKEMODBUS1 0x0501 *XINKEMODBUS2 0x0502 ,SICK500MODBUS 0x0600 -SICK_X_C 0x0601 .SICK_X_P 0x0602 0ASMODBUS 0x0701 1AS100MODBUS 0x0702 3CDLC_LC_MODBUS_V2_8 0x0801 5YUSHUNMODBUS 0x0901 7CHUANGSHENG_MODBUS 0x1001 9AEROSPACE_POWER 0x1101 :AEROSPACE_POWER_NO_TP 0x1102 <SINOTOMODBUS 0x1201 >SIARGO_MODBUS 0x1301 @DEWEN_IGSM_MODBUS 0x1401 ADEWEN_PTZ_BOX_5_0 0x1402 CHADE_MODBUS 0x1501 DHADE_MODBUS_RTU1 0x1502 EHADE_MODBUS_RTU2 0x1503 GANJUN_MODBUSV1_0 0x1601 IYINGYUNCUSTOM 0X1700 JYINGYUN_MODBUS 0X1701 LSIDASIYI_MODBUS 0x1801 NZHENLANMODBUS 0X1901 OZHONGHEWEISI_MODBUS 0X2001 QTIANJIN_WU_JICHAUNG_CUSTOM 0X2201 SLIQING_LQUA_MODBUS 0X2301 UAIKE_AKCL_2S_MODBUS 0X2401 à Õ ..\Function\FLOW_METER_DATA_COLLECT\ ..\Core\ ..\Function\EXTERN_RTC\ ..\Function\STORAGE\ rs485_data_analysis_pro.h define_all.h extern_rtc.h system_mem_para.h rs485_read_data.h ô
|
..\Function\FLOW_METER_DATA_COLLECT\rs485_data_analysis_pro.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM float PFLOW_METER_DATA_T ;iqflow_meter_data_g
|
*ó` time_BCD À # cumulate_s ø # instant_sc #8 instant_wc #< temperature #@ pressure #D·W Status ¬#H C_coe #T K_coe #X comp_factor #\ $ ø # flow_meter_data_g J K L _PULSE_AND_ALARM_LINE_H_ PULSE_CHECK_DELAY_MS 10U BROKEN_LINE_MUTIPLEX_NONE 0x00 BROKEN_LINE_MUTIPLEX_LOW_PWR 0x10 BROKEN_LINE_MUTIPLEX_DOWN_PWR 0x20 BROKEN_LINE_MUTIPLEX_CLOSE_VALVE 0x40 BROKEN_LINE_MUTIPLEX_PULSE 0x80 LP_LOSE_CHECK_EN_PORT GPIOA LP_LOSE_CHECK_EN_PIN GPIO_Pin_0 LP_LOSE_CHECK_ENABLE GPIO_SetBits(LP_LOSE_CHECK_EN_PORT,LP_LOSE_CHECK_EN_PIN) LP_LOSE_CHECK_DISABLE GPIO_ResetBits(LP_LOSE_CHECK_EN_PORT,LP_LOSE_CHECK_EN_PIN) LF_PULSE_INT_PORT GPIOA LF_PULSE_INT_PIN GPIO_Pin_0 LF_PULSE_INT_IO_READ GPIO_ReadInputDataBit(LF_PULSE_INT_PORT, LF_PULSE_INT_PIN) !LV_LOSE_CHECK_EN_PORT GPIOA "LV_LOSE_CHECK_EN_PIN GPIO_Pin_1 #LV_LOSE_CHECK_ENABLE GPIO_SetBits(LV_LOSE_CHECK_EN_PORT,LV_LOSE_CHECK_EN_PIN) $LV_LOSE_CHECK_DISABLE GPIO_ResetBits(LV_LOSE_CHECK_EN_PORT,LV_LOSE_CHECK_EN_PIN) &LOW_PWR_INT_PORT GPIOB 'LOW_PWR_INT_PIN GPIO_Pin_2 (LOW_PWR_INT_IO_READ GPIO_ReadInputDataBit(LOW_PWR_INT_PORT, LOW_PWR_INT_PIN) +UV_LOSE_CHECK_EN_PORT GPIOA ,UV_LOSE_CHECK_EN_PIN GPIO_Pin_2 -UV_LOSE_CHECK_ENABLE GPIO_SetBits(UV_LOSE_CHECK_EN_PORT,UV_LOSE_CHECK_EN_PIN) .UV_LOSE_CHECK_DISABLE GPIO_ResetBits(UV_LOSE_CHECK_EN_PORT,UV_LOSE_CHECK_EN_PIN) 0UNDER_PWR_INT_PORT GPIOB 1UNDER_PWR_INT_PIN GPIO_Pin_3 2UNDER_PWR_INT_IO_READ GPIO_ReadInputDataBit(UNDER_PWR_INT_PORT, UNDER_PWR_INT_PIN) 6CV_LOSE_CHECK_EN_PORT GPIOA 7CV_LOSE_CHECK_EN_PIN GPIO_Pin_3 8CV_LOSE_CHECK_ENABLE GPIO_SetBits(CV_LOSE_CHECK_EN_PORT,CV_LOSE_CHECK_EN_PIN) 9CV_LOSE_CHECK_DISABLE GPIO_ResetBits(CV_LOSE_CHECK_EN_PORT,CV_LOSE_CHECK_EN_PIN) ;CV_ALM_A_PORT GPIOA <CV_ALM_A_PIN GPIO_Pin_13 =CV_ALM_A_IO_READ GPIO_ReadInputDataBit(CV_ALM_A_PORT, CV_ALM_A_PIN) x o ..\Function\FLOW_METER_DATA_COLLECT\ pulse_and_alarm_line.h rs485_data_analysis_pro.h ü
|
..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM N O P _GPIO_H_ UNCAP_DETECTION_PORT GPIOF UNCAP_DETECTION_PIN GPIO_Pin_5 T H ..\Hardware\GPIO\ ..\Core\ gpio.h define_all.h Ü
|
..\Hardware\GPIO\gpio.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM R S T _TIM_H_ FIRST_POWER_TIM_MAX 3 P F ..\Hardware\TIM\ ..\Core\ tim.h define_all.h Ø
|
..\Hardware\TIM\tim.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM V W X Y _LINKED_LIST_H_ ALARM_LIST_NODE_LEN sizeof(ALARM_NODE_T) d [ ..\Soft\ ..\Core\ linked_list.h define_all.h sizhu_ctrl_word.h X
|
..\Soft\linked_list.h Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM )alarm_node_s list_data Æ # alarm_list_next # "Ù PALARM_NODE_T Ù qalarm_list_cnt W "qpList_head D 0 \ - alarm_list_cnt H pList_head [ \ ] ALARM_LINE_CONTINUE_TIMES 3 ( ..\Function\FLOW_METER_DATA_COLLECT\ ..\Function\STORAGE\ ..\Hardware\GPIO\ ..\Soft\ ..\Hardware\TIM\ ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c pulse_and_alarm_line.h system_mem_para.h gpio.h sizhu_ctrl_word.h tim.h linked_list.h
|
..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] E:\GasFlowmeter\Internet_of_things_valve\SZV103\SZV103_FM33A0xxEV_SiZhu\KEIL_MDKARM _Complex long_double _Complex double _Complex float uvoid )Ü__va_list __ap \# ";P__builtin_va_list A t* tõ t _ ! / ! I $ > % % % % %C
|
%C % % % % %C %C & I ( ( 1 1 1 1 I8 I I8 4 ! I8 " I #7 I $ I % I & I ' I ( I ) * + , - . /4 04 14 24 3 4 4 4 5.:;9? I 6.:;9? 7.:;9G 8.:;9? I 9.:;9? :.:;9G ;.:;9? I <.:;9? =.:;9G >.:;9? I@ ?.:;9? @ @.:;9G@ A.:;9? I@
|
B.:;9? @
|
C.:;9G@
|
D 1 E 1 F 1XYW G 1XYW H.1 I.1@ J.1@
|
K.1 L.< 4 I? M.< 4 ? NI O P I:;9 Q I4 R S T U V W 1 X4 I , Y4 I Z4 I [4 I, \4 I ]4 I 4 ^4 I ,4 _4 I4 `4 I,4 a4 I4 b4 1 , c4 1 d4 1, e4 1 f 1 g 1 h I i I j I k I 4 l I ,4 m I4 n 1 o 1 p4 I ? q4 I? < r4 I , s4 I t5 I u; v= w% x<% Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armlink [4d3601] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M0 --fpu=SoftVFP --output=.\objects\pulse_and_alarm_line.o --vfemode=force
|
Input Comments: p21e0-3 Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: armasm [4d35fa] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M0 --fpu=SoftVFP --apcs=/interwork/interwork --no_divide pulse_and_alarm_line.o Component: ARM Compiler 5.06 update 7 for Certification (build 960) Tool: ArmCC [4d365d] ArmCC --c99 --split_sections --debug -c --gnu -o.\objects\pulse_and_alarm_line.o --depend=.\objects\pulse_and_alarm_line.d --cpu=Cortex-M0 --apcs=interwork -O0 --diag_suppress=9931 -I..\Core -I..\Drivers -I..\Core\Include -I..\Hardware -I.\RTE\Device -I..\Hardware\CLOCK -I..\Hardware\DELAY -I..\Hardware\GPIO -I..\Hardware\UART -I..\Hardware\TIM -I..\Function\KEY -I..\Hardware\EXTI -I..\Hardware\RTC -I..\Hardware\ADC -I..\Hardware\I2C -I..\Function\LCD -I..\Function\EXTERN_RTC -I..\Hardware\SPI -I..\Function\GPRS -I..\Function\HARDWARE_WATCHDOG -I..\Function\IR_NEC -I..\Function\MEASURE_INTERACTION -I..\Function\POWER_MANAGE -I..\Function\STORAGE -I..\Function\UPPER_COMPUTER -I..\Function\VALVE -I..\Soft -I..\MultiButton -I..\USMART -I..\Hardware\DMA -I..\Hardware\ON_CHIP_FLASH -I..\Hardware\SVD -I..\Function\OFF_CHIP_FLASH -I..\Hardware\CRC -I..\Function\BOOTLOADER_IAP -I..\Hardware\COMP -I..\CmBackTrace -I..\Function\E2P -I..\Function\FLOW_METER_DATA_COLLECT -I..\Function\WirelessRemoteComm -I..\Function\POWER_MANAGE -I..\Function\BILLING -I..\Function\modbus -I..\Function\modbus\functions -I..\Function\modbus\include -I..\Function\modbus\port -I..\Function\modbus\rtu -I.\RTE\_SZV103_FM33A0_MainSystem -I"D:\Program Files\MDK5\Packs\Keil\FM33A0XXEV_DFP\0.0.4\Device\Include" -D__MICROLIB -D__UVISION_VERSION=538 -D_RTE_ -D_RTE_ -D__VTOR_PRESENT --omf_browse=.\objects\pulse_and_alarm_line.crf ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c êK êK êK çK êK çK êK çK êK çK êK çK êK çK êK çK êK
|
çK
|
êK çK êK çK ü êK 4 çK êK çK 8 êK êK çK êK çK êK çK ÛK ÛK `K ñÿK
K D T D T D D j JK ñÿÜJ ÜJ ¾J KJ $J KJ üI KJ ßI KJ ÁI KJ £I KJ
I KJ iI
|
KJ
|
LI KJ 3I KJ I KJ üH KJ ÞH KJ ÀH KJ ¡H KJ H KJ H zH gH
|
RH 8H H H êG ÐG ¶G G G hG ! NG " 4G # G $ ÿF % äF & ÉF ' ±F ( F ) F * gF + NF , 5F - F . F / êE 0 ÑE 1 ¸E 2 E 3 E 4 mE 5 SE 6 9E 7 E 8 E 9 îD : ÕD ; ¼D < £D = D > qD ? XD @ ?D A &D B D C ôC D ÛC E ÂC F ¨C G C H vC I ^C J FC K .C L C M þB N æB O ÎB P ¶B Q B R B S nB T UB U <B V #B W B X ëA Y ÎA Z ±A [ A \ wA ] ZA ^ =A _ A ` A a æ@ b É@ c ¬@ d @ e q@ f S@ g 5@ h @ j è? ´? ¨? ? ? E? _? Ç>
> z D> v > r Â= = G= $= ¿< y< 6< ø ñ; ; Ä h; $; à: Ì : ¨ Y: ü : ¼ Î9 ¬ 9 ð E9 ° ù8 ´8 ´ p8 ¤ *8 à ã7 ¸ 7 ì [7 À 7 ô Ò6 6 Ô J6 È 6 Ð Â5 è |5 Ø 75 Ü ò4 4 ä s4 P24 Xè3 ]3 LQ3 G 3 =Ç2 82 n P2 ~ 2 Ø1 1 H1 )1 BÊ0 T0 H0 .þ/ 3Ë/ / e/ z 1/ v ü. r É. . h. $1. ú- Á- - ø S- - Ä ä, , v, Ì ?, ¨ , ü Ð+ ¼ + ¬ `+ ð )+ ° ê* ²* ´ {* ¤ B* à * ¸ Ñ) ì ) À b) ô +) ô( Ô ½( È ( Ð O( è ( Ø Þ' Ü ¦' n' ä A' P ' XÐ& ]& LS& G& =ã% 8´% n % ~ W% (% î$ ²$ )z$ BN$ T $ æ# .©# 3i# +# é" y ¨" u f" q &" ë! «! #g! #! Ý ÷ U Ã Ì D Ë § ½ û w » 2 « í ï © ¯ ] ³ Ô £ ß G · ë ¿ ¿ z ó 6 ò Ó ® Ç j Ï & ç à × Û V ÿ ã × O WL \ Kµ Fp <+ 7ï m ´ } x < õ ¬ (g A. Sï ¬ -b 2 Þ x U t p Í L " ¾ u / ö ç Â X Ê Ê ¦ = ú ô º ¬ ª d î ® Î ² ? ¢ ö Þ ¬ ¶ e ê ¾ Ö ò H Ò Æ º
|
Î s
|
æ *
|
Ö â Ú þ R â NÑ V [7 Jç E ;W 6 l Ú |
|
\
Æ '~ @B R º ,m 1) %ä Y HJ > 9Â w * *á C /L 4ÀJ &J þI áI ÃI ¥I I kI
|
NI 5I I 8 þH $ àH ÂH £H 3 ! õ è Î Å ¼ ³ ¡ } ] ? + " KJ ñÿ
|
°
|
¶
|
²
|
°
|
µ
|
°
|
±
|
°
|
µ
|
°
|
±
|
°
|
¶
|
²
|
°
|
¶
|
²
|
°
|
µ
|
°
|
±
|
¤
|
¢ &
|
³ ,
|
· 8
|
´ \
|
£ d
|
² z
|
¤ ~
|
¢
|
³ Ð
|
´ ü
|
¤
|
£
|
² $
|
« (
|
¬ 0
|
³ 6
|
· D
|
´ j
|
² z
|
« ~
|
¬
|
³
|
·
|
´ À
|
² Æ
|
« Ê
|
Ò
|
² ,
|
® J
|
¥ N
|
¦ V
|
³ \
|
· j
|
´
|
² ¢
|
¥ ¦
|
¦ ®
|
³ ´
|
· Â
|
´ è
|
² î
|
¥ ò
|
§ ú
|
² X
|
® v
|
z
|
|
³
|
·
|
´ º
|
² Ê
|
Î
|
Ö
|
³ Ü
|
· è
|
´ ü ¸ º Q S ¾ ¼ » $ ½ ( ¹ , R 0 T H
|
² N
|
R
|
¡ Z
|
² ´
|
®
|
® T $ ¾ ( ¼ , » 0 ½ 4 ¹ 8 Q
|
¤
|
¢ &
|
³ ,
|
· 8
|
´ ^
|
£ f
|
² |
|
¤
|
¢
|
³ Ô
|
´
|
¯
|
¤
|
£
|
² <
|
« @
|
¬ H
|
³ N
|
· \
|
´
|
²
|
«
|
¬
|
³ ¦
|
· ´
|
´ Ü
|
² â
|
« æ
|
î
|
²
|
|
¥
|
¦
|
³
|
· *
|
´ R
|
² d
|
¥ h
|
¦ p
|
³ v
|
·
|
´ ¬
|
² ²
|
¥ ¶
|
§ ¾
|
² Ú
|
Þ
|
æ
|
³ ì
|
· ø
|
´
|
² &
|
*
|
¡ 2
|
² 8 ¸ < º D ¾
|
¤
|
£
|
|
¥
|
§
|
«
|
|
|
¡
|
°
|
¶
|
²
|
°
|
µ
|
°
|
± ¥ ø % ü % ( 9 % = % F % ¥ ø & ü & * 9 & = & F & 8 + < % 8 , < & 0 U 4 ; 0 V 4 = 0 W 4 I 0 X 4 1 0 Y 4 7 0 Z 4 9 0 [ 4 ? 0 \ 4 A 0 ] 4 K 0 ^ 4 M 0 _ 4 3 0 ` 4 5 0 a 4 G 0 b 4 E 0 c 4 C « ö ú u « Ö
|
¨ ! Ö ' © G Ö M ª « ö ; ú ; þ v % ; ) ; -
« ö = ú = þ w % = ) = - « ö I ú I þ x % I ) I - « ö 1 ú 1 þ y % 1 ) 1 - « ö 7 ú 7 þ z $ 7 ( 7 , « ö 9 ú 9 þ { % 9 ) 9 - « ö ? ú ? þ | # ? ' ? + « ö A ú A þ } $ A ( A , « ö K ú K þ ~ % K ) K - « ö M ú M þ & M * M . « ö 3 ú 3 þ . 3 2 3 6 « ö 5 ú 5 þ / 5 3 5 7 « ö G ú G þ & G * G . « ö E ú E þ E # E ' « ö C ú C þ ! C % C ) ? Û E Q \ Û b R { Û S Û ¢ T _ ; _ = _ I _ 1 _ 7 _ 9 _ ? _ A _ K _ M _ 3 _ 5 _ G _ E _ C C e f g h i j k l m n o p q r s t « £ O « Ú ^ Þ $ ò Û ø Û Û Û # Û « Ù ] Ý # ÷ Û Û Û 8 Û S Û m Û | Û Û § Û ¶ Û Ç Û á Û ð Û Û Û * Û J Û e Û Û Û ¼ Û Ù Û ô Û Û = Û L Û ` Û Û Û « Ú \ Þ " ó Û Û Û Û + Û D Û e Û | Û Û ¶ Û Í Û Û Û ò Û Û Û Û * Û C Û f Û x Û Û ¨ Û à Û Û D Û w Û Û Ä Û 2 Û ] Û * ¬ N ¬ t Û z ¬ Û ± ¬ Ú ¬ ÿ ¬
|
Û 2 Û 8 ¬ L Û Û Û ± Û · Û Ì Û « ¢ P æ Ö Ü « Ø Z Ü Û ¦ Û « ß ã S ù Û ß « × c Û ) ì Û û Û Û Û * ¬ : ¬ J ¬ Z ¬ i ¬ x ¬ « × b Û ( « Ù d Ý * « Ø h Ü . « × y Û ? « × i Û / ì Û ú Û Û Û ' Û 4 ¬ E Û V Û d Û « × s Û 9 « × k Û 1 Û § Û · Û È Û Ø Û è Û ù ¬
|
¬ ¬ * ¬ < Û L Û \ Û o Û « Ø n Ü 4 o Û « × p Û 6 « Ø r Ü 8 « Ú u Þ ; « Ù m Ý 3 « × w Û = ê Û ù Û ¬ Û Û « × g Û - ê Û ú ¬ + Û < ¬ n Û Û Û ¦ Û · ¬ ì Û ý Û Û " ¬ _ Û y Û Û « Û Ä Û Ü Û õ Û « × { Û A ê Û ù Û Û Û % Û 5 Û C Û Û Û Û « × j Û 0 « × | Û B « × z Û @ « Ù ~ Ý D ì ¬ ú ¬ ¬ ¬ ' ¬ 5 Û D Û S ¬ b Û o Û ~ Û Û ¬ ¬ ½ ¬ Ì Û Ü Û ê Û ø ¬ ¬ ¬ « Ø Ü E Û Û Û K ¬ \ ¬ m ¬ | Û Û Û ¬ ¬ » ¬ É ¬ Ú Û è ¬ ö ¬ ¬ ¬ « Ù t Ý : « Ø Ü G « × } Û C ì Û ý Û Û ¬ ) ¬ 7 ¬ F ¬ « × v Û < « Ø o Ü 5 « Ø x Ü > ò Û Û Û / Û J Û _ Û x Û Û ¨ Û º Û « Ö e Ú + « Ö l Ú 2 « Ø Ü F « Ø f Ü , « Ü q à 7 « £ Q « £ R « Î [ Ò ! « Ð _ Ô % « Ù Ý W « Õ ` Ù & « ß a ã ' ô Û Û Û Û - Û < Û J Û t Û Û Û Û « Û ¸ Û ³ « Ù Ý T G ¬ M Û ¶ Û Í Û å Û à « Ý á X f Û ~ Û ¬ ä « ñ õ Y ¬ ´ Û ä Û Û Û % Û K Û _ ¬ Û Û å « Õ Ù N
|
Û
|
Û -
|
Û H
|
Û U
|
Û b
|
Û z
|
Û
|
Û
|
Û »
|
Û È
|
Û à
|
Û ÷
|
Û Û 8 Û W Û s Û Û Û µ Û Ñ Û í Û Û % Û : Û P Û h Û } Û Û « Û Ê Û ë Û Û Û 2 Û J Û d Û Û Û ¶ Û Ë Û ß Û ö Û Û ' Û ? Û Y Û w Û Û ¢ Û º Û Ñ Û í Û ú Û Û , Û F Û Z Û m Û Û Û Û Æ Û Ü Û é Û Û Û 1 Û D Û ] Û s Û Û Û ¶ Û Ð Û é Û ö Û Û ! Û N Û ° Û ½ Û Ü Û é Û Û Û - Û W Û Û Û À Û Í Û í Û Û + Û H Û U Û y Û Û ¨ Û Ø Û î Û
|
Û Û 4 Û M Û Z Û s Û Û Û Û Æ Û Ó Û # Û { Û Û µ Û Â Û Û Û ó Û Û Û 4 Û A Û Y Û x Û
Û ¤ Û Æ Û å Û ò Û Û * Û F Û b Û ~ Û Û © Û Á Û Ö Û ì Û Û # Û D Û \ Û r Û Û £ Û ½ Û Ø Û ì Û Û $ Û 8 Û O Û e Û Û Û ² Û Ð Û æ Û û Û Û * Û F Û S Û l Û
Û Û ³ Û Æ Û Ý Û ò Û Û Û 4 Û J Û W Û s Û Û Û « Û Ä Û Ú Û ð Û Û " Û ; Û H Û g Û Û Û º Û Ù Û ý Û Û + Û E Û ` Û | Û Û ® Û » Û â Û 2 Û Û Û > Û o Û Û Ç Û î Û û Û ( Û P Û
Û µ Û Â Û ! Û <! Û h! Û ! Û »! Û â! Û " Û 5" Û a" Û " Û ´" Û Û" Û è" Û =# Û g# Û # Û ¼# Û æ# Û $ Û $ Û i$ Û $ Û »$ Û â$ Û % Û 9% Û d% Û % Û ¶% Û Ý% Û & Û 4& Û `& Û & Û & Û é& Û ' Û H' Û x' Û ¬' Û à' Û ( Û X( Û ( Û ¶( Û æ( Û ) Û G) Û x) Û
) Û Õ) Û ú) Û '* Û O* Û {* Û ¢* Û Ó* Û ÿ* Û *+ Û P+ Û ~+ Û §+ Û Ô+ Û ü+ Û ., Û [, Û ¤, Û Ê, Û ö, Û - Û O- Û |- Û °- Û ß- Û . Û T. Û a. Û ®. Û Ø. Û / Û 1/ Û a/ Û / Û ¶/ Û Û/ Û 0 Û (0 Û U0 Û }0 Û ¨0 Û Î0 Û ø0 Û 1 Û q1 Û 1 Û É1 Û ð1 Û 2 Û C2 Û |2 Û µ2 Û Â2 Û 3 Û 43 Û ]3 Û 3 Û °3 Û Ú3 Û 4 Û -4 Û Y4 Û 4 Û ¬4 Û Ó4 Û 5 Û .5 Û \5 Û 5 Û Ô5 Û ø5 Û (6 Û R6 Û 6 Û ª6 Û ·6 Û Ú « ñ õ M r Û Û ¬ ¬ ê Û Û " ¬ B Û Ù « á å U | Û Û « Û Ç Û ì Û Û 3 Û µ Û À Û ä Û Û % Û J Û l Û ò Û ý Û ! Û = Û b Û Û © Û â Û õ Û I Û e Û Û ³ c Û « ä Å ä Ù Û î Û Û C à \ Û Û à à Ê Ù á Û Û Û n Û Û Û ¹ Û × Û ö Û
|
Û
|
Û ç
|
Û Û Û 3 Û N Û j Û
Û Û Â Û í Û Û m Û à à À Û Ý Û ÷ å Û Û 9 å Z Û { Û å µ Û Ö Û á Û Û Û f Û Û Û ¨ Û Û Û l Ú Ú Û Ø Û í Û Û Û ! Û B Û ] Û h Û ¦ Û à à ö à Û ! Û M ä e à p Û á « ù ý L J ³ ^ á ° Û Ø « ö
ú K « Ó × H « Ñ Õ V « Ñ Õ I ö Ú > Û Õ « ö ú J { Û ¬ Û .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.Under_Pwr_INT_GPIO_Clk_sleep .reli.Under_Pwr_INT_GPIO_Clk_Init .reli.UV_lose_check_GPIO_Clk_Init .reli.Pulse_And_Alarm_Line_IO_Init .reli.PulseAndAlarmLineInit .reli.PulseAndAlarmLineCheck .reli.Low_Pwr_INT_GPIO_Clk_sleep .reli.Low_Pwr_INT_GPIO_Clk_Init .reli.LV_lose_check_GPIO_Clk_Init .reli.LP_lose_check_GPIO_Clk_Init .reli.LF_PULSE_INT_GPIO_Clk_sleep .reli.LF_PULSE_INT_GPIO_Clk_Init .reli.Close_Valve_Alarm_Line_GPIO_Clk_sleep .reli.Close_Valve_Alarm_Line_GPIO_Clk_Init .reli.CV_lose_check_GPIO_Clk_Init .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.pulse_and_alarm_line.c.2_824000_TRY4oB$8kk8_e00000 __ARM_grp.linked_list.h.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp.tim.h.2_0u0000_olGaJusAXka_300000 __ARM_grp.gpio.h.2_sv0000_Kfk8kjbVyjd_300000 __ARM_grp.pulse_and_alarm_line.h.2_cj1000_zF$Nad8hfM9_300000 __ARM_grp.rs485_data_analysis_pro.h.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp.system_mem_para.h.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp.rs485_read_data.h.2_uq9000_36FYdZInN80_B00000 __ARM_grp.sizhu_ctrl_word.h.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp.wireless_remote_comm.h.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp.valve_control.h.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp.system_general_para.h.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp.extern_rtc.h.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp.delay.h.2_kF0000_PtV8eRnqkv6_300000 __ARM_grp.user_init.h.2_Ut0000_1YopYF8yrTf_300000 __ARM_grp.define_all.h.2_gO0000_rcE$ncy4w_9_300000 __ARM_grp.bintohex.h.2_s43000_NTGDl8RxSM4_300000 __ARM_grp.string.h.2_cx0000_Z1hVq3NVQk7_300000 __ARM_grp.stdlib.h.2_gV0000_aBf7NKXApy7_300000 __ARM_grp.fm33a0xxev_include_all.h.2_sR0000_RSkV9HxgK4b_300000 __ARM_grp.fm33a0xxev_cdif.h.2_UJ0000_P1Htg$NZPn1_300000 __ARM_grp.fm33a0xxev_vrtc.h.2_wL1000_bFsAdVyoYSc_300000 __ARM_grp.fm33a0xxev_et.h.2_Ah3000_ej7p7Q$Xn09_300000 __ARM_grp.fm33a0xxev_bt.h.2_QV3000_ihPrB61zxn1_300000 __ARM_grp.fm33a0xxev_qspi.h.2_st4000_o3laeNRd7l7_g00000 __ARM_grp.fm33a0xxev_hash.h.2_UO0000_XPP5OmRlkIf_300000 __ARM_grp.fm33a0xxev_pae.h.2_0K3000_3OK5_qO7bT1_300000 __ARM_grp.fm33a0xxev_svd.h.2_8_4000_0GuZybUlAAa_i00000 __ARM_grp.fm33a0xxev_wwdt.h.2_EH0000_YDkg9GIbnY8_300000 __ARM_grp.fm33a0xxev_lptim.h.2_Eq4000_zRpC9f_o$$d_300000 __ARM_grp.fm33a0xxev_uart.h.2_I06000_LR4qEmIFY6f_r00000 __ARM_grp.fm33a0xxev_u7816.h.2_EF5000_m5lJWYvWbA5_w00000 __ARM_grp.fm33a0xxev_rng.h.2_gK0000_Knsf3g8nrX5_300000 __ARM_grp.fm33a0xxev_spi.h.2_8V2000_6HDNtU3bco3_300000 __ARM_grp.fm33a0xxev_dbg.h.2_Ef1000_JkoaQb1bLM9_300000 __ARM_grp.fm33a0xxev_rtc.h.2_4U3000_4dzFqR1Eh06_g00000 __ARM_grp.fm33a0xxev_cmu.h.2_Umb000_iAS4pSWRPO5_v00000 __ARM_grp.fm33a0xxev_pmu.h.2_Qh5000_EFj8ugVckP2_g00000 __ARM_grp.fm33a0xxev_flash.h.2_w_1000_M9frOuKjW6c_300000 __ARM_grp.fm33a0xxev_lpuart.h.2_UE2000_eZMxmIJsYdd_300000 __ARM_grp.fm33a0xxev_iwdt.h.2_EL0000_QRakKJqO3Ae_300000 __ARM_grp.fm33a0xxev_i2c.h.2_gT1000_cdpwbf$jka0_300000 __ARM_grp.fm33a0xxev_gpio.h.2_Q25000_D617LoMfcv5_700000 __ARM_grp.fm33a0xxev_dma.h.2_wu8000_HWuistlX4hf_p00000 __ARM_grp.fm33a0xxev_lcd.h.2_w05000_ebK7yx17Lm7_300000 __ARM_grp.fm33a0xxev_crc.h.2_oE4000_FMN7ymrcLg4_k00000 __ARM_grp.fm33a0xxev_rmu.h.2_EL2000_9SAwI5vTq09_300000 __ARM_grp.fm33a0xxev_comp.h.2_U_2000_ucTxP75egH2_300000 __ARM_grp.fm33a0xxev_bstim.h.2_M$0000_2$TU4X6xCI1_300000 __ARM_grp.fm33a0xxev_adc.h.2_wi2000_uy5621Bg0V7_300000 __ARM_grp.fm33a0xxev_aes.h.2_kr5000_8a_ao4FuKs5_l00000 __ARM_grp.system_FM33A0XXEV.h.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp.FM33A0XXEV.h.2_IV4000_np8LXNNDeH3_800000 __ARM_grp.stdio.h.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp.core_cm0plus.h.2_Yq7000_zKJbXSH9VTe_W00000 __ARM_grp.core_cmfunc.h.2_Ip1000_$XhGpMg7MX9_z00000 __ARM_grp.core_cminstr.h.2_Yr1000_1dNA9Y9MCw7_b00000 __ARM_grp.stdint.h.2_4I1000_MDgyUyuk7Jd_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .data .revsh_text .rev16_text Lib$$Request$$armlib system_status_word_g system_alarm_word_g system_alarm_word_for_valve_g system_alarm_report_ctrl_word_g system_alarm_ctrl_word_g pList_head flow_meter_para_g delay_ms OutputIO InputtIO IO_JitterEliminationCheck GPIO_SetBits GPIO_ResetBits CloseIO CMU_PERCLK_SetableEx BasicTimer16_Init Alarm_List_Node_PushBack __ARM_grp..debug_pubnames$wireless_remote_comm.h$.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp..debug_pubnames$valve_control.h$.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp..debug_pubnames$system_mem_para.h$.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp..debug_pubnames$system_general_para.h$.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp..debug_pubnames$system_FM33A0XXEV.h$.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp..debug_pubnames$stdio.h$.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp..debug_pubnames$sizhu_ctrl_word.h$.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp..debug_pubnames$rs485_read_data.h$.2_uq9000_36FYdZInN80_B00000 __ARM_grp..debug_pubnames$rs485_data_analysis_pro.h$.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp..debug_pubnames$linked_list.h$.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp..debug_pubnames$extern_rtc.h$.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp..debug_macinfo$wireless_remote_comm.h$.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp..debug_macinfo$valve_control.h$.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp..debug_macinfo$user_init.h$.2_Ut0000_1YopYF8yrTf_300000 __ARM_grp..debug_macinfo$tim.h$.2_0u0000_olGaJusAXka_300000 __ARM_grp..debug_macinfo$system_mem_para.h$.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp..debug_macinfo$system_general_para.h$.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp..debug_macinfo$system_FM33A0XXEV.h$.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp..debug_macinfo$string.h$.2_cx0000_Z1hVq3NVQk7_300000 __ARM_grp..debug_macinfo$stdlib.h$.2_gV0000_aBf7NKXApy7_300000 __ARM_grp..debug_macinfo$stdio.h$.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp..debug_macinfo$stdint.h$.2_4I1000_MDgyUyuk7Jd_300000 __ARM_grp..debug_macinfo$sizhu_ctrl_word.h$.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp..debug_macinfo$rs485_read_data.h$.2_uq9000_36FYdZInN80_B00000 __ARM_grp..debug_macinfo$rs485_data_analysis_pro.h$.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp..debug_macinfo$pulse_and_alarm_line.h$.2_cj1000_zF$Nad8hfM9_300000 __ARM_grp..debug_macinfo$pulse_and_alarm_line.c$.2_824000_TRY4oB$8kk8_e00000 __ARM_grp..debug_macinfo$linked_list.h$.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp..debug_macinfo$gpio.h$.2_sv0000_Kfk8kjbVyjd_300000 __ARM_grp..debug_macinfo$fm33a0xxev_wwdt.h$.2_EH0000_YDkg9GIbnY8_300000 __ARM_grp..debug_macinfo$fm33a0xxev_vrtc.h$.2_wL1000_bFsAdVyoYSc_300000 __ARM_grp..debug_macinfo$fm33a0xxev_uart.h$.2_I06000_LR4qEmIFY6f_r00000 __ARM_grp..debug_macinfo$fm33a0xxev_u7816.h$.2_EF5000_m5lJWYvWbA5_w00000 __ARM_grp..debug_macinfo$fm33a0xxev_svd.h$.2_8_4000_0GuZybUlAAa_i00000 __ARM_grp..debug_macinfo$fm33a0xxev_spi.h$.2_8V2000_6HDNtU3bco3_300000 __ARM_grp..debug_macinfo$fm33a0xxev_rtc.h$.2_4U3000_4dzFqR1Eh06_g00000 __ARM_grp..debug_macinfo$fm33a0xxev_rng.h$.2_gK0000_Knsf3g8nrX5_300000 __ARM_grp..debug_macinfo$fm33a0xxev_rmu.h$.2_EL2000_9SAwI5vTq09_300000 __ARM_grp..debug_macinfo$fm33a0xxev_qspi.h$.2_st4000_o3laeNRd7l7_g00000 __ARM_grp..debug_macinfo$fm33a0xxev_pmu.h$.2_Qh5000_EFj8ugVckP2_g00000 __ARM_grp..debug_macinfo$fm33a0xxev_pae.h$.2_0K3000_3OK5_qO7bT1_300000 __ARM_grp..debug_macinfo$fm33a0xxev_lpuart.h$.2_UE2000_eZMxmIJsYdd_300000 __ARM_grp..debug_macinfo$fm33a0xxev_lptim.h$.2_Eq4000_zRpC9f_o$$d_300000 __ARM_grp..debug_macinfo$fm33a0xxev_lcd.h$.2_w05000_ebK7yx17Lm7_300000 __ARM_grp..debug_macinfo$fm33a0xxev_iwdt.h$.2_EL0000_QRakKJqO3Ae_300000 __ARM_grp..debug_macinfo$fm33a0xxev_include_all.h$.2_sR0000_RSkV9HxgK4b_300000 __ARM_grp..debug_macinfo$fm33a0xxev_i2c.h$.2_gT1000_cdpwbf$jka0_300000 __ARM_grp..debug_macinfo$fm33a0xxev_hash.h$.2_UO0000_XPP5OmRlkIf_300000 __ARM_grp..debug_macinfo$fm33a0xxev_gpio.h$.2_Q25000_D617LoMfcv5_700000 __ARM_grp..debug_macinfo$fm33a0xxev_flash.h$.2_w_1000_M9frOuKjW6c_300000 __ARM_grp..debug_macinfo$fm33a0xxev_et.h$.2_Ah3000_ej7p7Q$Xn09_300000 __ARM_grp..debug_macinfo$fm33a0xxev_dma.h$.2_wu8000_HWuistlX4hf_p00000 __ARM_grp..debug_macinfo$fm33a0xxev_dbg.h$.2_Ef1000_JkoaQb1bLM9_300000 __ARM_grp..debug_macinfo$fm33a0xxev_crc.h$.2_oE4000_FMN7ymrcLg4_k00000 __ARM_grp..debug_macinfo$fm33a0xxev_comp.h$.2_U_2000_ucTxP75egH2_300000 __ARM_grp..debug_macinfo$fm33a0xxev_cmu.h$.2_Umb000_iAS4pSWRPO5_v00000 __ARM_grp..debug_macinfo$fm33a0xxev_cdif.h$.2_UJ0000_P1Htg$NZPn1_300000 __ARM_grp..debug_macinfo$fm33a0xxev_bt.h$.2_QV3000_ihPrB61zxn1_300000 __ARM_grp..debug_macinfo$fm33a0xxev_bstim.h$.2_M$0000_2$TU4X6xCI1_300000 __ARM_grp..debug_macinfo$fm33a0xxev_aes.h$.2_kr5000_8a_ao4FuKs5_l00000 __ARM_grp..debug_macinfo$fm33a0xxev_adc.h$.2_wi2000_uy5621Bg0V7_300000 __ARM_grp..debug_macinfo$extern_rtc.h$.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp..debug_macinfo$delay.h$.2_kF0000_PtV8eRnqkv6_300000 __ARM_grp..debug_macinfo$define_all.h$.2_gO0000_rcE$ncy4w_9_300000 __ARM_grp..debug_macinfo$core_cminstr.h$.2_Yr1000_1dNA9Y9MCw7_b00000 __ARM_grp..debug_macinfo$core_cmfunc.h$.2_Ip1000_$XhGpMg7MX9_z00000 __ARM_grp..debug_macinfo$core_cm0plus.h$.2_Yq7000_zKJbXSH9VTe_W00000 __ARM_grp..debug_macinfo$bintohex.h$.2_s43000_NTGDl8RxSM4_300000 __ARM_grp..debug_macinfo$FM33A0XXEV.h$.2_IV4000_np8LXNNDeH3_800000 __ARM_grp..debug_line$wireless_remote_comm.h$.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp..debug_line$valve_control.h$.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp..debug_line$user_init.h$.2_Ut0000_1YopYF8yrTf_300000 __ARM_grp..debug_line$tim.h$.2_0u0000_olGaJusAXka_300000 __ARM_grp..debug_line$system_mem_para.h$.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp..debug_line$system_general_para.h$.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp..debug_line$system_FM33A0XXEV.h$.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp..debug_line$string.h$.2_cx0000_Z1hVq3NVQk7_300000 __ARM_grp..debug_line$stdlib.h$.2_gV0000_aBf7NKXApy7_300000 __ARM_grp..debug_line$stdio.h$.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp..debug_line$stdint.h$.2_4I1000_MDgyUyuk7Jd_300000 __ARM_grp..debug_line$sizhu_ctrl_word.h$.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp..debug_line$rs485_read_data.h$.2_uq9000_36FYdZInN80_B00000 __ARM_grp..debug_line$rs485_data_analysis_pro.h$.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp..debug_line$pulse_and_alarm_line.h$.2_cj1000_zF$Nad8hfM9_300000 __ARM_grp..debug_line$pulse_and_alarm_line.c$.2_824000_TRY4oB$8kk8_e00000 __ARM_grp..debug_line$linked_list.h$.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp..debug_line$gpio.h$.2_sv0000_Kfk8kjbVyjd_300000 __ARM_grp..debug_line$fm33a0xxev_wwdt.h$.2_EH0000_YDkg9GIbnY8_300000 __ARM_grp..debug_line$fm33a0xxev_vrtc.h$.2_wL1000_bFsAdVyoYSc_300000 __ARM_grp..debug_line$fm33a0xxev_uart.h$.2_I06000_LR4qEmIFY6f_r00000 __ARM_grp..debug_line$fm33a0xxev_u7816.h$.2_EF5000_m5lJWYvWbA5_w00000 __ARM_grp..debug_line$fm33a0xxev_svd.h$.2_8_4000_0GuZybUlAAa_i00000 __ARM_grp..debug_line$fm33a0xxev_spi.h$.2_8V2000_6HDNtU3bco3_300000 __ARM_grp..debug_line$fm33a0xxev_rtc.h$.2_4U3000_4dzFqR1Eh06_g00000 __ARM_grp..debug_line$fm33a0xxev_rng.h$.2_gK0000_Knsf3g8nrX5_300000 __ARM_grp..debug_line$fm33a0xxev_rmu.h$.2_EL2000_9SAwI5vTq09_300000 __ARM_grp..debug_line$fm33a0xxev_qspi.h$.2_st4000_o3laeNRd7l7_g00000 __ARM_grp..debug_line$fm33a0xxev_pmu.h$.2_Qh5000_EFj8ugVckP2_g00000 __ARM_grp..debug_line$fm33a0xxev_pae.h$.2_0K3000_3OK5_qO7bT1_300000 __ARM_grp..debug_line$fm33a0xxev_lpuart.h$.2_UE2000_eZMxmIJsYdd_300000 __ARM_grp..debug_line$fm33a0xxev_lptim.h$.2_Eq4000_zRpC9f_o$$d_300000 __ARM_grp..debug_line$fm33a0xxev_lcd.h$.2_w05000_ebK7yx17Lm7_300000 __ARM_grp..debug_line$fm33a0xxev_iwdt.h$.2_EL0000_QRakKJqO3Ae_300000 __ARM_grp..debug_line$fm33a0xxev_include_all.h$.2_sR0000_RSkV9HxgK4b_300000 __ARM_grp..debug_line$fm33a0xxev_i2c.h$.2_gT1000_cdpwbf$jka0_300000 __ARM_grp..debug_line$fm33a0xxev_hash.h$.2_UO0000_XPP5OmRlkIf_300000 __ARM_grp..debug_line$fm33a0xxev_gpio.h$.2_Q25000_D617LoMfcv5_700000 __ARM_grp..debug_line$fm33a0xxev_flash.h$.2_w_1000_M9frOuKjW6c_300000 __ARM_grp..debug_line$fm33a0xxev_et.h$.2_Ah3000_ej7p7Q$Xn09_300000 __ARM_grp..debug_line$fm33a0xxev_dma.h$.2_wu8000_HWuistlX4hf_p00000 __ARM_grp..debug_line$fm33a0xxev_dbg.h$.2_Ef1000_JkoaQb1bLM9_300000 __ARM_grp..debug_line$fm33a0xxev_crc.h$.2_oE4000_FMN7ymrcLg4_k00000 __ARM_grp..debug_line$fm33a0xxev_comp.h$.2_U_2000_ucTxP75egH2_300000 __ARM_grp..debug_line$fm33a0xxev_cmu.h$.2_Umb000_iAS4pSWRPO5_v00000 __ARM_grp..debug_line$fm33a0xxev_cdif.h$.2_UJ0000_P1Htg$NZPn1_300000 __ARM_grp..debug_line$fm33a0xxev_bt.h$.2_QV3000_ihPrB61zxn1_300000 __ARM_grp..debug_line$fm33a0xxev_bstim.h$.2_M$0000_2$TU4X6xCI1_300000 __ARM_grp..debug_line$fm33a0xxev_aes.h$.2_kr5000_8a_ao4FuKs5_l00000 __ARM_grp..debug_line$fm33a0xxev_adc.h$.2_wi2000_uy5621Bg0V7_300000 __ARM_grp..debug_line$extern_rtc.h$.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp..debug_line$delay.h$.2_kF0000_PtV8eRnqkv6_300000 __ARM_grp..debug_line$define_all.h$.2_gO0000_rcE$ncy4w_9_300000 __ARM_grp..debug_line$core_cminstr.h$.2_Yr1000_1dNA9Y9MCw7_b00000 __ARM_grp..debug_line$core_cmfunc.h$.2_Ip1000_$XhGpMg7MX9_z00000 __ARM_grp..debug_line$core_cm0plus.h$.2_Yq7000_zKJbXSH9VTe_W00000 __ARM_grp..debug_line$bintohex.h$.2_s43000_NTGDl8RxSM4_300000 __ARM_grp..debug_line$FM33A0XXEV.h$.2_IV4000_np8LXNNDeH3_800000 __ARM_grp.wireless_remote_comm.h.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp.valve_control.h.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp.user_init.h.2_Ut0000_1YopYF8yrTf_300000 __ARM_grp.tim.h.2_0u0000_olGaJusAXka_300000 __ARM_grp.system_mem_para.h.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp.system_general_para.h.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp.system_FM33A0XXEV.h.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp.string.h.2_cx0000_Z1hVq3NVQk7_300000 __ARM_grp.stdlib.h.2_gV0000_aBf7NKXApy7_300000 __ARM_grp.stdio.h.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp.stdint.h.2_4I1000_MDgyUyuk7Jd_300000 __ARM_grp.sizhu_ctrl_word.h.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp.rs485_read_data.h.2_uq9000_36FYdZInN80_B00000 __ARM_grp.rs485_data_analysis_pro.h.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp.pulse_and_alarm_line.h.2_cj1000_zF$Nad8hfM9_300000 __ARM_grp.pulse_and_alarm_line.c.2_824000_TRY4oB$8kk8_e00000 __ARM_grp.linked_list.h.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp.gpio.h.2_sv0000_Kfk8kjbVyjd_300000 __ARM_grp.fm33a0xxev_wwdt.h.2_EH0000_YDkg9GIbnY8_300000 __ARM_grp.fm33a0xxev_vrtc.h.2_wL1000_bFsAdVyoYSc_300000 __ARM_grp.fm33a0xxev_uart.h.2_I06000_LR4qEmIFY6f_r00000 __ARM_grp.fm33a0xxev_u7816.h.2_EF5000_m5lJWYvWbA5_w00000 __ARM_grp.fm33a0xxev_svd.h.2_8_4000_0GuZybUlAAa_i00000 __ARM_grp.fm33a0xxev_spi.h.2_8V2000_6HDNtU3bco3_300000 __ARM_grp.fm33a0xxev_rtc.h.2_4U3000_4dzFqR1Eh06_g00000 __ARM_grp.fm33a0xxev_rng.h.2_gK0000_Knsf3g8nrX5_300000 __ARM_grp.fm33a0xxev_rmu.h.2_EL2000_9SAwI5vTq09_300000 __ARM_grp.fm33a0xxev_qspi.h.2_st4000_o3laeNRd7l7_g00000 __ARM_grp.fm33a0xxev_pmu.h.2_Qh5000_EFj8ugVckP2_g00000 __ARM_grp.fm33a0xxev_pae.h.2_0K3000_3OK5_qO7bT1_300000 __ARM_grp.fm33a0xxev_lpuart.h.2_UE2000_eZMxmIJsYdd_300000 __ARM_grp.fm33a0xxev_lptim.h.2_Eq4000_zRpC9f_o$$d_300000 __ARM_grp.fm33a0xxev_lcd.h.2_w05000_ebK7yx17Lm7_300000 __ARM_grp.fm33a0xxev_iwdt.h.2_EL0000_QRakKJqO3Ae_300000 __ARM_grp.fm33a0xxev_include_all.h.2_sR0000_RSkV9HxgK4b_300000 __ARM_grp.fm33a0xxev_i2c.h.2_gT1000_cdpwbf$jka0_300000 __ARM_grp.fm33a0xxev_hash.h.2_UO0000_XPP5OmRlkIf_300000 __ARM_grp.fm33a0xxev_gpio.h.2_Q25000_D617LoMfcv5_700000 __ARM_grp.fm33a0xxev_flash.h.2_w_1000_M9frOuKjW6c_300000 __ARM_grp.fm33a0xxev_et.h.2_Ah3000_ej7p7Q$Xn09_300000 __ARM_grp.fm33a0xxev_dma.h.2_wu8000_HWuistlX4hf_p00000 __ARM_grp.fm33a0xxev_dbg.h.2_Ef1000_JkoaQb1bLM9_300000 __ARM_grp.fm33a0xxev_crc.h.2_oE4000_FMN7ymrcLg4_k00000 __ARM_grp.fm33a0xxev_comp.h.2_U_2000_ucTxP75egH2_300000 __ARM_grp.fm33a0xxev_cmu.h.2_Umb000_iAS4pSWRPO5_v00000 __ARM_grp.fm33a0xxev_cdif.h.2_UJ0000_P1Htg$NZPn1_300000 __ARM_grp.fm33a0xxev_bt.h.2_QV3000_ihPrB61zxn1_300000 __ARM_grp.fm33a0xxev_bstim.h.2_M$0000_2$TU4X6xCI1_300000 __ARM_grp.fm33a0xxev_aes.h.2_kr5000_8a_ao4FuKs5_l00000 __ARM_grp.fm33a0xxev_adc.h.2_wi2000_uy5621Bg0V7_300000 __ARM_grp.extern_rtc.h.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp.delay.h.2_kF0000_PtV8eRnqkv6_300000 __ARM_grp.define_all.h.2_gO0000_rcE$ncy4w_9_300000 __ARM_grp.core_cminstr.h.2_Yr1000_1dNA9Y9MCw7_b00000 __ARM_grp.core_cmfunc.h.2_Ip1000_$XhGpMg7MX9_z00000 __ARM_grp.core_cm0plus.h.2_Yq7000_zKJbXSH9VTe_W00000 __ARM_grp.bintohex.h.2_s43000_NTGDl8RxSM4_300000 __ARM_grp.FM33A0XXEV.h.2_IV4000_np8LXNNDeH3_800000 __ARM_grp..debug_info$wireless_remote_comm.h$.2_SS8000_u7ucGF3RTe0_H00000 __ARM_grp..debug_info$valve_control.h$.2_wJ8000_0iFWI8TjH87_t00000 __ARM_grp..debug_info$user_init.h$.2_Ut0000_1YopYF8yrTf_300000 __ARM_grp..debug_info$tim.h$.2_0u0000_olGaJusAXka_300000 __ARM_grp..debug_info$system_mem_para.h$.2_w4p000_2BRQWoMGE8f_3g0000 __ARM_grp..debug_info$system_general_para.h$.2_pw9000_6MB8EAO8vze_x00000 __ARM_grp..debug_info$system_FM33A0XXEV.h$.2_mO2000_$6nqGtmvrr7_f00000 __ARM_grp..debug_info$string.h$.2_cx0000_Z1hVq3NVQk7_300000 __ARM_grp..debug_info$stdlib.h$.2_gV0000_aBf7NKXApy7_300000 __ARM_grp..debug_info$stdio.h$.2_cF8000_Nj5ERz8J11c_B00000 __ARM_grp..debug_info$stdint.h$.2_4I1000_MDgyUyuk7Jd_300000 __ARM_grp..debug_info$sizhu_ctrl_word.h$.2_oKb000_63SMxw4zHic_Xa0000 __ARM_grp..debug_info$rs485_read_data.h$.2_uq9000_36FYdZInN80_B00000 __ARM_grp..debug_info$rs485_data_analysis_pro.h$.2_Y3q000_V_hxKnGibqd_fg0000 __ARM_grp..debug_info$pulse_and_alarm_line.h$.2_cj1000_zF$Nad8hfM9_300000 __ARM_grp..debug_info$pulse_and_alarm_line.c$.2_824000_TRY4oB$8kk8_e00000 __ARM_grp..debug_info$linked_list.h$.2_odb000_bFzYZ14qE60_5b0000 __ARM_grp..debug_info$gpio.h$.2_sv0000_Kfk8kjbVyjd_300000 __ARM_grp..debug_info$fm33a0xxev_wwdt.h$.2_EH0000_YDkg9GIbnY8_300000 __ARM_grp..debug_info$fm33a0xxev_vrtc.h$.2_wL1000_bFsAdVyoYSc_300000 __ARM_grp..debug_info$fm33a0xxev_uart.h$.2_I06000_LR4qEmIFY6f_r00000 __ARM_grp..debug_info$fm33a0xxev_u7816.h$.2_EF5000_m5lJWYvWbA5_w00000 __ARM_grp..debug_info$fm33a0xxev_svd.h$.2_8_4000_0GuZybUlAAa_i00000 __ARM_grp..debug_info$fm33a0xxev_spi.h$.2_8V2000_6HDNtU3bco3_300000 __ARM_grp..debug_info$fm33a0xxev_rtc.h$.2_4U3000_4dzFqR1Eh06_g00000 __ARM_grp..debug_info$fm33a0xxev_rng.h$.2_gK0000_Knsf3g8nrX5_300000 __ARM_grp..debug_info$fm33a0xxev_rmu.h$.2_EL2000_9SAwI5vTq09_300000 __ARM_grp..debug_info$fm33a0xxev_qspi.h$.2_st4000_o3laeNRd7l7_g00000 __ARM_grp..debug_info$fm33a0xxev_pmu.h$.2_Qh5000_EFj8ugVckP2_g00000 __ARM_grp..debug_info$fm33a0xxev_pae.h$.2_0K3000_3OK5_qO7bT1_300000 __ARM_grp..debug_info$fm33a0xxev_lpuart.h$.2_UE2000_eZMxmIJsYdd_300000 __ARM_grp..debug_info$fm33a0xxev_lptim.h$.2_Eq4000_zRpC9f_o$$d_300000 __ARM_grp..debug_info$fm33a0xxev_lcd.h$.2_w05000_ebK7yx17Lm7_300000 __ARM_grp..debug_info$fm33a0xxev_iwdt.h$.2_EL0000_QRakKJqO3Ae_300000 __ARM_grp..debug_info$fm33a0xxev_include_all.h$.2_sR0000_RSkV9HxgK4b_300000 __ARM_grp..debug_info$fm33a0xxev_i2c.h$.2_gT1000_cdpwbf$jka0_300000 __ARM_grp..debug_info$fm33a0xxev_hash.h$.2_UO0000_XPP5OmRlkIf_300000 __ARM_grp..debug_info$fm33a0xxev_gpio.h$.2_Q25000_D617LoMfcv5_700000 __ARM_grp..debug_info$fm33a0xxev_flash.h$.2_w_1000_M9frOuKjW6c_300000 __ARM_grp..debug_info$fm33a0xxev_et.h$.2_Ah3000_ej7p7Q$Xn09_300000 __ARM_grp..debug_info$fm33a0xxev_dma.h$.2_wu8000_HWuistlX4hf_p00000 __ARM_grp..debug_info$fm33a0xxev_dbg.h$.2_Ef1000_JkoaQb1bLM9_300000 __ARM_grp..debug_info$fm33a0xxev_crc.h$.2_oE4000_FMN7ymrcLg4_k00000 __ARM_grp..debug_info$fm33a0xxev_comp.h$.2_U_2000_ucTxP75egH2_300000 __ARM_grp..debug_info$fm33a0xxev_cmu.h$.2_Umb000_iAS4pSWRPO5_v00000 __ARM_grp..debug_info$fm33a0xxev_cdif.h$.2_UJ0000_P1Htg$NZPn1_300000 __ARM_grp..debug_info$fm33a0xxev_bt.h$.2_QV3000_ihPrB61zxn1_300000 __ARM_grp..debug_info$fm33a0xxev_bstim.h$.2_M$0000_2$TU4X6xCI1_300000 __ARM_grp..debug_info$fm33a0xxev_aes.h$.2_kr5000_8a_ao4FuKs5_l00000 __ARM_grp..debug_info$fm33a0xxev_adc.h$.2_wi2000_uy5621Bg0V7_300000 __ARM_grp..debug_info$extern_rtc.h$.2_pV2000_OqHJEv$6oJe_D00000 __ARM_grp..debug_info$delay.h$.2_kF0000_PtV8eRnqkv6_300000 __ARM_grp..debug_info$define_all.h$.2_gO0000_rcE$ncy4w_9_300000 __ARM_grp..debug_info$core_cminstr.h$.2_Yr1000_1dNA9Y9MCw7_b00000 __ARM_grp..debug_info$core_cmfunc.h$.2_Ip1000_$XhGpMg7MX9_z00000 __ARM_grp..debug_info$core_cm0plus.h$.2_Yq7000_zKJbXSH9VTe_W00000 __ARM_grp..debug_info$bintohex.h$.2_s43000_NTGDl8RxSM4_300000 __ARM_grp..debug_info$FM33A0XXEV.h$.2_IV4000_np8LXNNDeH3_800000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 pulse_check_delay_ms_cnt pulse_exti_flag pulse_count __asm___22_pulse_and_alarm_line_c_7ae0231f____REVSH __asm___22_pulse_and_alarm_line_c_7ae0231f____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$115 __ARM_grp_.debug_pubnames$108 __ARM_grp_.debug_pubnames$101 __ARM_grp_.debug_pubnames$94 __ARM_grp_.debug_pubnames$87 __ARM_grp_.debug_pubnames$80 __ARM_grp_.debug_pubnames$73 __ARM_grp_.debug_pubnames$66 __ARM_grp_.debug_pubnames$59 __ARM_grp_.debug_pubnames$52 __ARM_grp_.debug_pubnames$45 __ARM_grp_.debug_pubnames$38 __ARM_grp_.debug_pubnames$31 __ARM_grp_.debug_pubnames$24 __ARM_grp_.debug_pubnames$17 __ARM_grp_.debug_pubnames$10 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$117 __ARM_grp_.debug_loc$110 __ARM_grp_.debug_loc$103 __ARM_grp_.debug_loc$96 __ARM_grp_.debug_loc$89 __ARM_grp_.debug_loc$82 __ARM_grp_.debug_loc$75 __ARM_grp_.debug_loc$68 __ARM_grp_.debug_loc$61 __ARM_grp_.debug_loc$54 __ARM_grp_.debug_loc$47 __ARM_grp_.debug_loc$40 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$113 __ARM_grp_.debug_line$106 __ARM_grp_.debug_line$99 __ARM_grp_.debug_line$92 __ARM_grp_.debug_line$85 __ARM_grp_.debug_line$78 __ARM_grp_.debug_line$71 __ARM_grp_.debug_line$64 __ARM_grp_.debug_line$57 __ARM_grp_.debug_line$50 __ARM_grp_.debug_line$43 __ARM_grp_.debug_line$36 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$114 __ARM_grp_.debug_info$107 __ARM_grp_.debug_info$100 __ARM_grp_.debug_info$93 __ARM_grp_.debug_info$86 __ARM_grp_.debug_info$79 __ARM_grp_.debug_info$72 __ARM_grp_.debug_info$65 __ARM_grp_.debug_info$58 __ARM_grp_.debug_info$51 __ARM_grp_.debug_info$44 __ARM_grp_.debug_info$37 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$118 __ARM_grp_.debug_frame$111 __ARM_grp_.debug_frame$104 __ARM_grp_.debug_frame$97 __ARM_grp_.debug_frame$90 __ARM_grp_.debug_frame$83 __ARM_grp_.debug_frame$76 __ARM_grp_.debug_frame$69 __ARM_grp_.debug_frame$62 __ARM_grp_.debug_frame$55 __ARM_grp_.debug_frame$48 __ARM_grp_.debug_frame$41 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 close_valve_line_cnt under_pwr_line_cnt low_pwr_line_cnt broken_line_cnt .data i.Under_Pwr_INT_GPIO_Clk_sleep i.Under_Pwr_INT_GPIO_Clk_Init i.UV_lose_check_GPIO_Clk_Init i.Pulse_And_Alarm_Line_IO_Init i.PulseAndAlarmLineInit i.PulseAndAlarmLineCheck i.Low_Pwr_INT_GPIO_Clk_sleep i.Low_Pwr_INT_GPIO_Clk_Init i.LV_lose_check_GPIO_Clk_Init i.LP_lose_check_GPIO_Clk_Init i.LF_PULSE_INT_GPIO_Clk_sleep i.LF_PULSE_INT_GPIO_Clk_Init i.Close_Valve_Alarm_Line_GPIO_Clk_sleep i.Close_Valve_Alarm_Line_GPIO_Clk_Init BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 i.CV_lose_check_GPIO_Clk_Init BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ..\Function\FLOW_METER_DATA_COLLECT\pulse_and_alarm_line.c .revsh_text .rev16_text ..\\Function\\FLOW_METER_DATA_COLLECT\\pulse_and_alarm_line.c $d.realdata $d $t AV aeabi Cortex-M0 "
|
C2.09 ARM
|
o 4 c 8 N < ( # d ÷ Ö ¤ ´ Ä à ( p ( P 0 / P l < ö ¨ T Ó ü $ ±
|
( H
|
l h
|
]
|
\
|
D L Ô T \ ( D L l T ; À D ; D ; H D ; D ; Ð D ; D ; X D ; D ; à D ; $ D ; h D ; ¬ D ; ð D ; 4 D ; x D ; ¼ D ; D \ D \ D T \ 4 \ Ì 4 \ 4 \ 4 4 \ h 4 \ 4 \ Ð 4 \ 4 \ 8 4 \ l 8 \ ¤ @ \ ä! @ \ $# 8 \ \$ 0 \ % ¬ L 8' ` L ' L ( L ( L ) L ) | L * | L * | L + | L + | L , | L , | L ü, | L x- L . L (0 ø R 3 R @3 R `3 R 3 R 3 R À3 R à3 R 4 R 4 R @4 R `4 R 4 R 4 R À4 R à4 C 5 < ' <: S ' : 2 ' Á: 2 ' ó: 2 ' %; 2 ' W; 1 ' ; 2 ' º; 0 ' ê; 1 ' < 2 ' M< 3 ' < ; ' »< < ' ÷< 3 ' *= , ' V= - * = b ¥ = í ¬= b C ¼= L TF \ \ °F x ¸ (J b ê C 8J L ÔK D \ L , DM b é C TM L lM D \ °M ¤ O TQ b è C dQ < L j ¤ \ Dk Ô ! r b C ,r H L tt \ \ Ðt Ø ' ¨v p î w b æ C (w Ø L l \ l Ô ´ @¡ b C T¡ x L Ì¢ \ l£ ' p¤ & } ¤ b ï C ¨¤ $ L Ì° d \ 0± F ̲ b î C ܲ ¨ L Á d \ èÁ ä Ì b ð C Ü P L ,Ç d \ Ç ä Õ tÈ b ô C È 4 L ¸Ü d \ Ý ä Þ b C Þ L L \ð d \ Àð ä g ¤ñ b õ C ´ñ Ð L ÷ d \ è÷ 0 pù b ÿ C ù h$ L è d \ L ä ù 0 b ÷ C @ $ L PC d \ ´C Á DF b ú C TF H L c d \ d L Lg b ü C \g @ L r d \ s ä R äs b þ C ôs L L @v d \ ¤v ä w b C w t L d \ p ä ß
|
T b ù C d ( L d \ ð ä ¨
|
Ô b C ä L £ d \ d£ L q
|
°¤ b ó C À¤ Ø: L ß d \ üß :
|
ã b C $ã ¬ L Ð÷ d \ 4ø Ô
|
ú b ö C ú L L d d \ È ä Ì ¬ b C ¼ | L 8 d \ ä b C L ° d \ ä \ ø b
|
C L ¨' d \ ( 8 $ D* b C T* ì L @: x \ ¸: < ë ô= b C > ¬ L °] d \ ^ ä ³ ø^ b C _ Ì L Ô` d \ 8a ä | b b C ,b L Äj d \ (k h E l b C l L ¸ d \ ä b û C ´ L Ä d \ ( ä Õ b C T L p¥ d \ Ô¥ Ü °§ b ñ C À§ L Xà ` \ ¸Ã à i Ä b ø C ¨Ä L 8Û ` \ Û à 1 xÜ b C Ü H
|
L Ðæ d \ 4ç ä ù è b ò C (è L <ê d \ ê ä º ë b ý C ë L ,ì Ð \ üî è äï b C ôï | L pò h \ Øò ä \ ¼õ b C Ìõ L Tö h \ ¼ö È + ÷ b ç C ÷ L ¬ 8 \ ä Ø ø ¼ b ë C Ì p L < $ \ ` Ä Æ $ b C 4 L P \ \ ¬ ä b ì C t L ` \ t e | b í C ° L @ d \ ¤ ì ' % ) ¸ b C Ì L ä \ h P ' ¸' U ó ( b C $( ä L , \ , Ø ' d/ ( ¶ / b C / L ,2 \ Ä2 Ø ' 8 J ~ è8 b C ü8 L E X \ hE ¬8 ' ~ Ü F ð~ b C Ø L Ü
\ t Ü ' P F b C ¬ ô L \ \ ü ' ¢ ° Î 8¤ b C L¤ L T© ä \ 8ª ø ' 0¬ ( X¬ b C h¬ L ³ | \ |³ d |´ b C ´ T L à´ X \ 8µ à 8 ¶ b C (¶ , L T¶ T \ ¨¶ Ü · b C · L L ä· h \ L¸ \ ' ¨¹ 4 Ç Ü¹ b C ì¹ < L (º , \ T» ä¼ b « ì¼ ¤ }  t  @ l ÔÊ ý ¥ J äæ b üæ b ó ç b Ò ç b ° ,ç b <ç b l Tç b L lç b
|
+ |ç b ç b ò ê È b Ï Üë @ b ì b 4ì b h Dì b X Tì 0 b H ì b X ì 0 b H ¼ì b 7 Äì b 7 Ôì b 7 äì b 7 ôì b 7 í b 7 í b 7 $í b 7 4í b 7 Dí b 7 Tí b 7 dí b ! 7 tí b " 7 í b # 7 í b $ 7 ¤í b % 7 ´í b & 7 Äí b ' X Ôí b ( X ìí 8 b ) X $î 8 b * X \î 8 b + X î 8 b , X Ìî 8 b - X ï 8 b . X <ï 8 b / X tï 8 b 0 X ¬ï 8 b 1 X äï 8 b 2 X ð 8 b 3 X Tð 8 b 4 X ð 8 b 5 X Äð 8 b 6 X üð 8 b 7 X 4ñ x b 8 H ¬ñ b : H ´ñ b ; H ¼ñ b < H Äñ b = H Ìñ b > H Ôñ b ? H Üñ b @ H äñ b A H ìñ b B H ôñ b C H üñ b D H ò b E H ò b F H ò b G H ò b H # ,ò b Y # 4ò b Z # <ò b [ # Dò b \ # Lò b ] # Tò b ^ # \ò b _ # dò b ` # lò b a # tò b b # |ò b c # ò b d # ò b e # ò b f # ò b g # ¤ò b h X ¬ò b n X Äò @ b r X ó b v X ô b z X õ b ~ # ´õ b X ¼õ ( b X äõ b # ö b X ö h b X tö b X ö b X ¤ö b X ¼ö b X Ôö ` b X 4÷ b ¤ X L÷ b ¨ X Ô÷ b ¬ X ô÷ b ° X ø b ´ X $ø b ¸ X <ø b ¼ X Tø @ b À X ø ¸ b Ä X Lù h b È X ´ù b Ì X Ìù b Ð X äù b Ô X üù À b Ø X ¼ú b Ü X Tû b à X lû b ä X û P b è X Ôû b ì X ìû b ð X ü h b ô X lü b ø X ü b ü X ü b X ´ü b X Ìü b X äü b X üü b X ý b X ,ý b X Dý b X \ý b X tý b $ # ôý b % X üý @ b ) # <þ b * X Dþ 0 b . # tþ b / X |þ h b 3 # äþ b 4 X ìþ Ð
|
b 8 # ¼ b 9 X Ä P b = #
|
b > X
|
P b B # l b C X t 0 b G # ¤ b H X ¬ b L X Ä b P X Ü b T X ô ( b X # b Y X $ 0 b ] T { Ï íK p ¼i p
|
